0
  • 聊天消息
  • 系统消息
  • 评论与回复
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心

完善资料让更多小伙伴认识你,还能领取20积分哦,立即完善>

3天内不再提示

Dialog半导体公司助力客户的下一代产品开发

z2Pt_Dia 来源:Dialog半导体公司 作者:Dialog半导体公司 2021-12-03 15:02 次阅读

Dialog半导体公司近期有多个职位正在热招中,我们期待优秀的工程师朋友们加入我们的创新团队!

如果您的技能、经验和意向与我们的职位契合,欢迎将您的简历发送至下列职位相应的邮箱。

邮箱投递简历,邮件标题请注明:职位+地点+姓名+渠道(微信)

热招职位列表

Senior Test Engineer (PCBU部门): 天津

Senior Test Technician (PCBU部门): 天津

Junior/Senior/Principal Digital Design Engineer (PCBU部门): 北京、天津、上海

Senior Digital Verification Engineer (PCBU部门): 北京、天津

Junior/Senior/Principal Analog Design Engineer (PCBU部门): 北京、天津、上海

Layout Engineer (PCBU部门): 北京、天津

(Senior) Layout Engineer (CMBU部门): 合肥

(Senior) Analog Design Engineer (CMBU部门): 合肥

Principal System & Applications Engineer (PCBU部门): 北京

System Engineering Manager (PCBU部门): 深圳、上海

(Senior) Wi-Fi Application Software/Firmware Engineer (CAIBU部门): 上海

Senior/Principal Applications Engineer (DC-DC) (PCBU部门): 深圳

Senior/Principal Applications Engineer (Lighting) (PCBU部门): 深圳

(Principal/Senior) Application Engineer (Backlight) (PCBU部门): 深圳

以上职位的具体职能和要求详情介绍如下:

1. Senior Test Engineer

地区:天津

部门:PCBU

职能:

Writing FPGA code in Verilog and user application library in C++.

Develop auto-test script with multiple programming language (C++ is a must) to meet requirement from IC design.

Maintaining a safe and high-efficient auto-test environment in manufacturing.

PCB design.

Verify and debug the test circuit.

Preparing reports on test results and data analysis.

Write document and provide training to test develop engineer.

Assisting in other test-related tasks such as reliability test and test processes review.要求:

Bachelor’s Degree or above in Electrical Engineering, Computer Science or equivalent.

Engineering Degree or above in Electronics or equivalent education.

Over 1 year of working experience of IC test development in Semiconductor company.

Over 1 year of developing experience in FPGA system design and implementation.

Good analog and digital circuit design experience.

Proficiency in C/C++, Verilog.

Good experience in schematic entry and PCB layout.

Experience in working with international and cross-functional teams.

Fluent written and verbal English is essential.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

2. Senior Test Technician

地区:天津

部门:PCBU

职能:

Perform laboratory experiments and materials preparation following established procedures.

Report all testing results and provide preliminary analysis of the results for further improvement.

Follow all laboratory activities to security, safety & environment procedures & requirements.

Keep laboratory supplies ready by keeping stock of inventory, placing orders, and contacting with supply chain.

Support to train any junior technician or intern to perform ATE testing.

Verify incoming ATE HWs and identify problems with test results consulting with senior-level personal.要求:

Engineering degree or above in Electronics or equivalent education.

Over 1 year of working experience as lab test technician.

Good experience in ATE tester operation, such as ASL1K, ETS-88.

Computer skills on Microsoft word/excel/PowerPoint.

Strong/Fluent written & verbal English is essential.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

3. Junior/Senior/Principal Digital Design Engineer

地区:北京、天津、上海

部门:PCBU

职能:

Participate IP and chip level architecture definition, derive functional and design specifications and analyse feasibility of technical and architectures.

Implement design with Verilog to achieve specification goals. Simulate and debug the codes in the coding stage.

Go through the frontend design flow to deliver qualified netlist. Co-work with back-end team to fix timing issue and check floorplan.

Write ASIC specific part of test plan. Prove functional correctness from block level to top-level.

Design for verification (assertion-based design strategies, code coverage, functional coverage, test plan, etc.)

Help other team members with technical training and coaching.

Work as the technical contact point on the ASIC area.

Maintain design environment, solve flow issues, and develop scripts to improve flow efficiency.要求:

PHD, MSEE or BSEE with digital IC design experience.

Over 1 year of digital design experience.

Strong RTL coding and familiar with front-end design flow.

Proven experience on synthesis, timing analysis and formal verification.

Be familiar with shell/perl/tcl programming in Linux OS.

Experience in mixed signal team is a plus; knowledge of analog design is a big plus.

Experience in power management chip design is a plus.

Experience in C/C++/SystemVerilog programming is a plus.

Good communication skills and fluent English.

Strong responsibilities and team spirit.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

4. Senior Digital Verification Engineer

地区:北京、天津

部门:PCBU

职能:

Participate IP and chip level architecture definition, derive functional and design specifications and analyse feasibility of technical and architectures.

Worked with design engineer to get a full deep insight on the design under test.

Develop stressful test plan and verification list.

Build testbench environment for block level and top-level.

Create testcases to ensure maximum coverage.

Make coverage analysis, and release verification report before tape-out.

Develop verification IP which can be reused at different levels of verification.

Maintain verification environment, solve flow issues, and develop scripts to improve flow efficiency.要求:

Master level qualification in Electronics engineering or a related discipline typically required (but not mandatory)。

Over 1 year of working experience.

Strong system Verilog coding and familiar with digital verification flow based UVM.

Proven experience on digital verification projects.

Should be familiar with shell/Perl/TCL programming in Linux OS.

Experience in mixed signal team is a plus, knowledge of analog design is a big plus.

Experience in power management chip design is a plus.

Good communication skills and fluent English.

Strong responsibilities and team spirit.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

5. Junior/Senior/Principal Analog Design Engineer

地区:北京、天津、上海

部门:PCBU

职能:

Define power management system architecture and do system stability analysis.

Use different kinds of design tools to design and verify analog IC design on popular power processes.

Understand and verify any new manufacture process or flow.

Work closely with system/marketing teams to develop new project’s analog architecture. Convert marking/system requirements to analog design spec.

Work closely with digital design team on analog - digital interface definition and top-level verification.

Work closely with back-end designers to correctly implement analog designs to layout and do post-layout simulation.

Work closely with AE/ATE testing engineers at lab for chip debugging, testing and necessary customer supports.

Write block level design spec according to chip spec. Write design guide of block level. Prove owned design to satisfy the chip spec through checklist, simulation result in design review.

要求:

PHDEE or MSEE with analog IC design experience.

Over 1 year of power management analog design experience, and over 1 year of analog IC design experience with PHDEE or MSEE. ACDC experience is preference.

Analog chip production experience is preference.

Extensive experience in analog architecture, stability analysis and methodologies of power system, especially ACDC power system.

Familiar with all kinds of analog design EDA tools.

Fully understand popular power process for example UMC, TSMC, CSMC.

Good analog circuit design, analysis and debug skills.

Good documentation still.

Excellent interpersonal and communication skills, self-motivation and good team member.

请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

6. Layout Engineer

地区:北京、天津

部门:PCBU

职能:

Work closely with project leader and analog designers to design chip or block level layout on time.

Familiar with layout design and verification tools, understand existing and new manufacture process.

Fix and finish layout design related issues.

Take care of block level layout design from floor plan to physical verification.

Help front-end designer to do post layout parameter extraction, optimize the layout design with front-end design engineers.

Work with Sr. Layout designers to find or select the best solution when doing layout design.要求:

BSEE above.

Over 1 year of analog IC layout design experience.

Familiar with layout design and verification tools and flow.

Have knowledge of layout techniques for matching, ESD, latch-up prevention and parasitic reduction.

Excellent interpersonal and communication skills, self-motivation and good team member.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

7. (Senior) Layout Engineer

地区:合肥

部门:CMBU

职能:

Full custom layout design in digital, analog, standard cells, IO pads, ESD structures from cell to top.

Contribute effectively as a team member or superior initiative & drive as a project lead.

Work closely with circuit engineers to implement their requirements & optimization into the layout.

Back-end verification including DRC, LVS, ERC.

Tape-out related activities following CAD flow.

Plan and scheduling the assigned layout schedule.要求:

Over 1 year of working experience in IC layout design or equivalent related education.

Proficient in using layout tools: Cadence Virtuoso IC6.15/6.16/6.17 Layout L/XL/VXL.

Fluent in using verification tools: Cadence Assura. Mentor Calibre DRC & LVS.

Analog techniques & concepts of device match, electromigration, coupling, parasitic effects, Latch-up & quick layout size estimation.

Must equipped with organized concept of hierarchical layout floor planning based on schematics.

Requires to have strong schematic layout translation skill.

Strong debug & quick problem-solving skills for LVS, DRC & layout issues without much supervision.

Must be comfortable with fast paced environment.

Good communication skills.

Windows, Linux, Unix Operation System.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

8. (Senior) Analog Design Engineer

地区:合肥

部门:CMBU

职能:

Design of Analog and Mixed-Signal circuits, meeting their architectural requirements and specifications.

Contribute to the architectural definition of the design, and also to chip integration.

Perform the necessary calculations, design and verification simulations to ensure building blocks meet specifications, at the schematic level and after post layout extraction.

Work closely with Layout Designers to ensure the layout is completed properly, using all known methods.

Document for assigned blocks, test and characterization report, and hold preliminary/final design reviews.

Actively participate in the chip bring up, evaluation and characterization, with emphasis on owned blocks.

Address questions and issues related to his/her blocks raised by cross-functional personnel, such as Product, Characterization, Test, or Application Engineers.

Plan and scheduling the assignments and projects.要求:

Over 1 year of working experience in IC layout design or equivalent related education.

Proficient in using layout tools: Cadence Virtuoso IC6.15/6.16/6.17 Layout L/XL/VXL.

Fluent in using verification tools: Cadence Assura. Mentor Calibre DRC & LVS.

Analog techniques & concepts of device match, electromigration, coupling, parasitic effects, Latch-up & quick layout size estimation.

Must equipped with organized concept of hierarchical layout floor planning based on schematics.

Requires to have strong schematic layout translation skill.

Strong debug & quick problem-solving skills for LVS, DRC & layout issues without much supervision.

Must be comfortable with fast paced environment.

Good communication skills.

Windows, Linux, Unix Operation System.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

9. Principal System & Applications Engineer

地区:北京

部门:PCBU

职能:

Support new product development (eg. Such as definition, new product/concept evaluation and so on)。

Create demo boards, application note and worksheet.

Co-work with marketing team and promote new products.

Support FAEs (or customer) to solve various technical issue on application.

Provide technical supports (include dedicated board design) at key accounts directly.

Competitive analysis on technology and cost.

Be responsible for delivering training to FAE& customers & distributors where appropriate.

Provide feedback on new requirements for future products.

Taking public speaking opportunities at conferences/trainings where appropriate.要求:

Bachelor’s Degree or above. Degree (or equivalent) in Electronic Engineering (or relevant discipline)。

Over 1 year of experience in power supply design or application.

Strong oral/written English.

Strong communication/interpersonal skills.

Relevant Hardware/SW experience in design environment as per job specification.

Excellent communication skills with ability to articulate complex technical subjects in a confident and clear way.

Fluent in English.

Strong customer facing skills.

Confident when speaking in public (training, seminars etc.)。

May take additional responsibilities.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

10. System Engineering Manager

地区:深圳、上海

部门:PCBU

职能:

Responsible for the growth and expansion of Renesas AMSBG BU SSL IC.

Providing direction and support to the sales and AE on new and current SSL products, especially on Commercial lighting segment, Knowledge in DALI is preferred.

Monitoring and driving key customer opportunities to ensure success.

Interfacing with the Applications groups to develop design collateral and promotional platforms.

Understanding competitive product/technology threats to form defensive product strategies.

Understanding customer/market requirements and opportunities for new products/packages through customer visits.要求:

Over 1 year of experience in technical marketing or applications in AC-DC or DC-DC power conversion semiconductors, experience in Lighting market is preferred.

Exceptional written and verbal communication skills including customer presentations.

Bachelor or higher degree in electronics engineering or related major.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

11. (Senior) Wi-Fi Application Software/Firmware Engineer

地区:上海

部门:CAIBU

职能:

The candidate will function as a Wi-Fi Application Software/Firmware Engineer developing and supporting supper low power Wi-Fi products. Specific duties include but not limited to:

Provide design, development, and debug support for complete customer product development cycle from product definition to production line test.

Ability to provide deep level hands-on Wi-Fi software/firmware customer support in elements such as debugging, code porting, code optimisation, peripheral utilization and help customer fix issues and then move to mass production.

Customising reference designs from the Business unit to local customer needs.

Work closely with sales team, FAE, and customers to adapt Dialog technologies to new platforms and solutions.

Providing feedback to the product line on suggestions to improve deliverables: tools / device / architecture / reference designs.

Some on-site customer travel will be required.要求:

Graduate from Science Course with Bachelor Degree.

Knowledge, Skills and Experience:

BSEE/BSCS or MSEE/MSCS.

Over 1 year of working experience in embedded software/firmware development using C/C++ programming languages.

Familiar with RTOS and Linux architectures, Linux Driver development is a strong plus.

Have a good technical understanding of Wi-Fi System.

Good understanding about WLAN spec and protocol.

Experienced in Wi-Fi software stack development and debugging - device driver, kernel networking stacks, firmware.

Good at Packet analysis - MAC and TCP/IP level with Wireshark/OmniPeek tools.

Familiar with Arm Cortex M and connectivity interface: I2C, SPI, UARTSDIO, USB etc.

Team player.

Good interpersonal communication and writing skills in English.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

12. Senior/Principal Applications Engineer (DC-DC)

地区:深圳

部门:PCBU

职能:

Support new product development (eg. Such as definition, new product/concept evaluation and so on)。

Create demo boards, application note and worksheet.

Co-work with marketing team and promote new products.

Support FAEs (or customer) to solve various technical issue on application.

Provide technical supports (include dedicated board design) at key accounts directly.

Competitive analysis on technology and cost.

Be responsible for delivering training to FAE& customers & distributors where appropriate.

Provide feedback on new requirements for future products.

Taking public speaking opportunities at conferences/trainings where appropriate.

要求:

Over 1 year of working experience in Power Supply Design or Application.

Degree (or equivalent) in Electronic Engineering (or relevant discipline)。 Master’s Degree or above.

Relevant Hardware/SW experience in design environment as per job specification.

Excellent communication skills with ability to articulate complex technical subjects in a confident and clear way.

Strong customer facing skills.

Confident when speaking in public (training, seminars etc.)。

May take additional responsibilities.

Strong oral/written English.

Strong communication/interpersonal skills.

请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

13. Senior/Principal Applications Engineer (Lighting)

地区:深圳

部门:PCBU

职能:

Support new product development (eg. Such as definition, new product/concept evaluation and so on)。

Create demo boards, application note and worksheet.

Co-work with marketing team and promote new products.

Support FAEs (or customer) to solve various technical issue on application.

Provide technical supports (include dedicated board design) at key accounts directly.

Competitive analysis on technology and cost.

Be responsible for delivering training to FAE& customers & distributors where appropriate.

Provide feedback on new requirements for future products.

Taking public speaking opportunities at conferences/trainings where appropriate.

要求:

Over 1 year of working experience in Power Supply Design or Application.

Degree (or equivalent) in Electronic Engineering (or relevant discipline)。 Master’s Degree or above.

Relevant Hardware/SW experience in design environment as per job specification.

Excellent communication skills with ability to articulate complex technical subjects in a confident and clear way.

Strong customer facing skills.

Confident when speaking in public (training, seminars etc.)。

May take additional responsibilities.

Strong oral/written English.

Strong communication/interpersonal skills.

请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

14. (Principal/Senior) Application Engineer (Backlight)

地区:深圳

部门:PCBU

职能:

New LED backlight driving products system level evaluations.

Document and log all work related to chip evaluations, critical customer issues and feedback to the System and IC Design teams for device modifications and enhancements.

Create application note, design worksheet, tools and technical collaterals.

Design and support standard evaluation boards (EVBs), customized circuitry and demo boards.

Train and support WW FAEs as needed to win strategic opportunities and to solve customers’ critical issues.

Participate in the new product development, from new ideas to production release, in different development phases.

Sustaining and quality support in FAR process.

Competitive analysis and collect field feedback/market knowledge for System Design Team.

Assist and support the design-in activities in assigned strategic accounts and provide guidance on both hardware and software development.

要求

BSEE (or above)

CET4

Over 1 year of working experience in system level power and mixed signal board design and debugging.

Good at board level DC-DC design/applications ,such as buck, boost.

Good digital circuit and analog circuit analysis and application ability.

Experience in local dimming mini LED backlight driver/LED display hardware or software design is preferred.

Experience in embedded MCU /FPGA software is preferred.

Experience in display related products (such as LCD TV, Monitor, Notebook, LED display) is preferred.

Fluent in English.

请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

关于Dialog半导体公司

Dialog半导体公司(瑞萨电子全资子公司)是推动物联网工业4.0应用发展的标准化和定制集成电路(IC)领先供应商。Dialog提供电池管理、低功耗蓝牙(BLE)、Wi-Fi、闪存、可配置混合信号IC等经市场验证的产品技术,助力客户的下一代产品开发,提升功率效率、缩短充电时间,并不断提高性能和生产效率。

凭借数十年的技术经验和世界领先的创新实力,我们帮助设备制造商引领未来。我们对技术创新的热情和创业精神使我们始终在高能效半导体技术领域保持领先地位,助力物联网、移动设备、计算和存储、智慧医疗和汽车市场的发展。2020年,Dialog实现了13.76亿美元营业收入。目前,公司在全球约有2300名员工。

原文标题:Dialog多个职位热招中:北京、深圳、上海、天津、合肥(新增)

文章出处:【微信公众号:Dialog半导体公司】欢迎添加关注!文章转载请注明出处。
责任编辑:pj

声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉
  • 物联网
    +关注

    关注

    2869

    文章

    41622

    浏览量

    358380
  • wi-fi
    +关注

    关注

    14

    文章

    1976

    浏览量

    122784
  • DIALOG半导体
    +关注

    关注

    0

    文章

    23

    浏览量

    14397

原文标题:Dialog多个职位热招中:北京、深圳、上海、天津、合肥(新增)

文章出处:【微信号:Dialog半导体公司,微信公众号:Dialog半导体公司2】欢迎添加关注!文章转载请注明出处。

收藏 人收藏

    评论

    相关推荐

    煜辉半导体获近亿元A轮融资,用于下一代半导体设备研发制造

    近日,常州煜辉半导体设备有限公司已顺利完成近亿元A轮融资。这笔资金将主要用于下一代半导体设备,如掩模检测机台STORM 5000和前道晶圆检测Tornado 3000的研发及生产制造。
    的头像 发表于 04-10 16:17 394次阅读

    意法半导体将推出基于新技术的下一代STM32微控制器

    意法半导体(ST)近日宣布,公司成功研发出基于18纳米全耗尽绝缘体上硅(FD-SOI)技术,并整合了嵌入式相变存储器(ePCM)的先进制造工艺。这项新工艺技术是意法半导体与三星晶圆代工厂共同研发的成果,旨在推动
    的头像 发表于 03-28 10:22 191次阅读

    半导体发展的四个时代

    或有足够资金资助 IDM 进行大规模开发公司。随着后来,当我们开始进入第二个半导体时代时,这切都改变了。 第二个半导体时代——ASI
    发表于 03-27 16:17

    深圳市萨科微半导体有限公司,技术骨干来自清华大学和韩国延世大学...

    深圳市萨科微半导体有限公司,技术骨干来自清华大学和韩国延世大学,掌握第三半导体碳化硅功率器件国际领先的工艺,和第五超快恢复功率二极管技术
    发表于 03-15 11:22

    半导体发展的四个时代

    足够资金资助 IDM 进行大规模开发公司。随着后来,当我们开始进入第二个半导体时代时,这切都改变了。 第二个半导体时代——ASIC
    发表于 03-13 16:52

    纳微半导体下一代GaNFast™氮化镓技术为三星打造超快“加速充电”

    加利福尼亚州托伦斯2024年2月21日讯 — 唯一全面专注的下一代功率半导体公司及氮化镓和碳化硅功率芯片行业领导者——纳微半导体(纳斯达克股票代码:NVTS)宣布其GaNFast™氮化
    的头像 发表于 02-22 11:42 355次阅读

    三星电子在硅谷设立新实验室,开发下一代3D DRAM芯片

    三星电子近日宣布,已在美国硅谷开设一个新的研发(R&D)实验室,专注于下一代3D DRAM芯片的开发。这一新实验室将由三星的Device Solutions America(DSA)运营,并负责监督公司在美国的
    的头像 发表于 01-29 11:29 475次阅读

    伟创力携手意法半导体亮相CES展现下一代移动出行“黑科技”

    日前,伟创力与全球领先的半导体解决方案供应商——意法半导体(STMicroelectronics),携手亮相2024年国际消费电子展(CES),展示了应用于下一代电动车(EVs)的先进电力电子技术的合作成果,为汽车制造商带来了能
    的头像 发表于 01-11 18:12 492次阅读

    意法半导体推出下一代集成化氮化镓(GaN)电桥芯片

    2023年12月15日,中国-意法半导体的MasterGaN1L和MasterGaN4L氮化镓系列产品推出了下一代集成化氮化镓(GaN)电桥芯片,利用宽禁带半导体技术简化电源设计,实现
    的头像 发表于 12-15 16:44 523次阅读

    三星电机宣布下一代半导体封装基板技术

    三星电机是韩国最大的半导体封装基板公司,将在展会上展示大面积、高多层、超薄型的下一代半导体封装基板,展示其技术。
    发表于 09-08 11:03 284次阅读

    意法半导体SiC技术助力博格华纳Viper功率模块设计,为沃尔沃下一代电动汽车赋能

    电动化目标 ✦   博格华纳将采用意法半导体碳化硅芯片为沃尔沃现有和未来的多款纯电动汽车设计电驱逆变器平台 服务多重电子应用领域、全球排名前列的半导体公司意法半导体( 简称 ST )将
    的头像 发表于 09-07 08:10 442次阅读
    意法<b class='flag-5'>半导体</b>SiC技术<b class='flag-5'>助力</b>博格华纳Viper功率模块设计,为沃尔沃<b class='flag-5'>下一代</b>电动汽车赋能

    用于 Dialog SoC 产品Dialog 闪存

    用于 Dialog SoC 产品Dialog 闪存
    发表于 07-03 20:35 0次下载
    用于 <b class='flag-5'>Dialog</b> SoC <b class='flag-5'>产品</b>的 <b class='flag-5'>Dialog</b> 闪存

    中国车企下决“芯” 功率半导体全布局

    无独有偶,在车规级功率半导体领域布局的车企不止吉利一家。近日,深蓝汽车与斯达半导体达成合作,双方组建了一家名为 " 重庆安达半导体有限公司 " 的全新合资
    的头像 发表于 06-25 16:47 598次阅读
    中国车企下决“芯” 功率<b class='flag-5'>半导体</b>全布局

    半导体企业如何决胜2023秋招?

    助力各位真正提升招聘效率! 本次大同学吧联合 上海思将企业管理咨询有限公司半导体HR公会) 上海肯耐珂萨人力资源科技股份有限公司 为大家带来 《2023集成电路行业秋招战略布局
    发表于 06-01 14:52

    2023年中国半导体分立器件销售将达到4,428亿元?

    UMW),隶属于友台半导体有限公司,于2013 年成立于香港,总部和销售中心坐落于广东深圳,是家集成电路及分立器件芯片研发设计、封装制造、产品销售为
    发表于 05-26 14:24