0
  • 聊天消息
  • 系统消息
  • 评论与回复
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心

完善资料让更多小伙伴认识你,还能领取20积分哦,立即完善>

3天内不再提示

Dialog半导体公司助力客户的下一代产品开发

z2Pt_Dia 来源:Dialog半导体公司 作者:Dialog半导体公司 2021-12-03 15:02 次阅读
加入交流群
微信小助手二维码

扫码添加小助手

加入工程师交流群

Dialog半导体公司近期有多个职位正在热招中,我们期待优秀的工程师朋友们加入我们的创新团队!

如果您的技能、经验和意向与我们的职位契合,欢迎将您的简历发送至下列职位相应的邮箱。

邮箱投递简历,邮件标题请注明:职位+地点+姓名+渠道(微信)

热招职位列表

Senior Test Engineer (PCBU部门): 天津

Senior Test Technician (PCBU部门): 天津

Junior/Senior/Principal Digital Design Engineer (PCBU部门): 北京、天津、上海

Senior Digital Verification Engineer (PCBU部门): 北京、天津

Junior/Senior/Principal Analog Design Engineer (PCBU部门): 北京、天津、上海

Layout Engineer (PCBU部门): 北京、天津

(Senior) Layout Engineer (CMBU部门): 合肥

(Senior) Analog Design Engineer (CMBU部门): 合肥

Principal System & Applications Engineer (PCBU部门): 北京

System Engineering Manager (PCBU部门): 深圳、上海

(Senior) Wi-Fi Application Software/Firmware Engineer (CAIBU部门): 上海

Senior/Principal Applications Engineer (DC-DC) (PCBU部门): 深圳

Senior/Principal Applications Engineer (Lighting) (PCBU部门): 深圳

(Principal/Senior) Application Engineer (Backlight) (PCBU部门): 深圳

以上职位的具体职能和要求详情介绍如下:

1. Senior Test Engineer

地区:天津

部门:PCBU

职能:

Writing FPGA code in Verilog and user application library in C++.

Develop auto-test script with multiple programming language (C++ is a must) to meet requirement from IC design.

Maintaining a safe and high-efficient auto-test environment in manufacturing.

PCB design.

Verify and debug the test circuit.

Preparing reports on test results and data analysis.

Write document and provide training to test develop engineer.

Assisting in other test-related tasks such as reliability test and test processes review.要求:

Bachelor’s Degree or above in Electrical Engineering, Computer Science or equivalent.

Engineering Degree or above in Electronics or equivalent education.

Over 1 year of working experience of IC test development in Semiconductor company.

Over 1 year of developing experience in FPGA system design and implementation.

Good analog and digital circuit design experience.

Proficiency in C/C++, Verilog.

Good experience in schematic entry and PCB layout.

Experience in working with international and cross-functional teams.

Fluent written and verbal English is essential.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

2. Senior Test Technician

地区:天津

部门:PCBU

职能:

Perform laboratory experiments and materials preparation following established procedures.

Report all testing results and provide preliminary analysis of the results for further improvement.

Follow all laboratory activities to security, safety & environment procedures & requirements.

Keep laboratory supplies ready by keeping stock of inventory, placing orders, and contacting with supply chain.

Support to train any junior technician or intern to perform ATE testing.

Verify incoming ATE HWs and identify problems with test results consulting with senior-level personal.要求:

Engineering degree or above in Electronics or equivalent education.

Over 1 year of working experience as lab test technician.

Good experience in ATE tester operation, such as ASL1K, ETS-88.

Computer skills on Microsoft word/excel/PowerPoint.

Strong/Fluent written & verbal English is essential.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

3. Junior/Senior/Principal Digital Design Engineer

地区:北京、天津、上海

部门:PCBU

职能:

Participate IP and chip level architecture definition, derive functional and design specifications and analyse feasibility of technical and architectures.

Implement design with Verilog to achieve specification goals. Simulate and debug the codes in the coding stage.

Go through the frontend design flow to deliver qualified netlist. Co-work with back-end team to fix timing issue and check floorplan.

Write ASIC specific part of test plan. Prove functional correctness from block level to top-level.

Design for verification (assertion-based design strategies, code coverage, functional coverage, test plan, etc.)

Help other team members with technical training and coaching.

Work as the technical contact point on the ASIC area.

Maintain design environment, solve flow issues, and develop scripts to improve flow efficiency.要求:

PHD, MSEE or BSEE with digital IC design experience.

Over 1 year of digital design experience.

Strong RTL coding and familiar with front-end design flow.

Proven experience on synthesis, timing analysis and formal verification.

Be familiar with shell/perl/tcl programming in Linux OS.

Experience in mixed signal team is a plus; knowledge of analog design is a big plus.

Experience in power management chip design is a plus.

Experience in C/C++/SystemVerilog programming is a plus.

Good communication skills and fluent English.

Strong responsibilities and team spirit.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

4. Senior Digital Verification Engineer

地区:北京、天津

部门:PCBU

职能:

Participate IP and chip level architecture definition, derive functional and design specifications and analyse feasibility of technical and architectures.

Worked with design engineer to get a full deep insight on the design under test.

Develop stressful test plan and verification list.

Build testbench environment for block level and top-level.

Create testcases to ensure maximum coverage.

Make coverage analysis, and release verification report before tape-out.

Develop verification IP which can be reused at different levels of verification.

Maintain verification environment, solve flow issues, and develop scripts to improve flow efficiency.要求:

Master level qualification in Electronics engineering or a related discipline typically required (but not mandatory)。

Over 1 year of working experience.

Strong system Verilog coding and familiar with digital verification flow based UVM.

Proven experience on digital verification projects.

Should be familiar with shell/Perl/TCL programming in Linux OS.

Experience in mixed signal team is a plus, knowledge of analog design is a big plus.

Experience in power management chip design is a plus.

Good communication skills and fluent English.

Strong responsibilities and team spirit.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

5. Junior/Senior/Principal Analog Design Engineer

地区:北京、天津、上海

部门:PCBU

职能:

Define power management system architecture and do system stability analysis.

Use different kinds of design tools to design and verify analog IC design on popular power processes.

Understand and verify any new manufacture process or flow.

Work closely with system/marketing teams to develop new project’s analog architecture. Convert marking/system requirements to analog design spec.

Work closely with digital design team on analog - digital interface definition and top-level verification.

Work closely with back-end designers to correctly implement analog designs to layout and do post-layout simulation.

Work closely with AE/ATE testing engineers at lab for chip debugging, testing and necessary customer supports.

Write block level design spec according to chip spec. Write design guide of block level. Prove owned design to satisfy the chip spec through checklist, simulation result in design review.

要求:

PHDEE or MSEE with analog IC design experience.

Over 1 year of power management analog design experience, and over 1 year of analog IC design experience with PHDEE or MSEE. ACDC experience is preference.

Analog chip production experience is preference.

Extensive experience in analog architecture, stability analysis and methodologies of power system, especially ACDC power system.

Familiar with all kinds of analog design EDA tools.

Fully understand popular power process for example UMC, TSMC, CSMC.

Good analog circuit design, analysis and debug skills.

Good documentation still.

Excellent interpersonal and communication skills, self-motivation and good team member.

请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

6. Layout Engineer

地区:北京、天津

部门:PCBU

职能:

Work closely with project leader and analog designers to design chip or block level layout on time.

Familiar with layout design and verification tools, understand existing and new manufacture process.

Fix and finish layout design related issues.

Take care of block level layout design from floor plan to physical verification.

Help front-end designer to do post layout parameter extraction, optimize the layout design with front-end design engineers.

Work with Sr. Layout designers to find or select the best solution when doing layout design.要求:

BSEE above.

Over 1 year of analog IC layout design experience.

Familiar with layout design and verification tools and flow.

Have knowledge of layout techniques for matching, ESD, latch-up prevention and parasitic reduction.

Excellent interpersonal and communication skills, self-motivation and good team member.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

7. (Senior) Layout Engineer

地区:合肥

部门:CMBU

职能:

Full custom layout design in digital, analog, standard cells, IO pads, ESD structures from cell to top.

Contribute effectively as a team member or superior initiative & drive as a project lead.

Work closely with circuit engineers to implement their requirements & optimization into the layout.

Back-end verification including DRC, LVS, ERC.

Tape-out related activities following CAD flow.

Plan and scheduling the assigned layout schedule.要求:

Over 1 year of working experience in IC layout design or equivalent related education.

Proficient in using layout tools: Cadence Virtuoso IC6.15/6.16/6.17 Layout L/XL/VXL.

Fluent in using verification tools: Cadence Assura. Mentor Calibre DRC & LVS.

Analog techniques & concepts of device match, electromigration, coupling, parasitic effects, Latch-up & quick layout size estimation.

Must equipped with organized concept of hierarchical layout floor planning based on schematics.

Requires to have strong schematic layout translation skill.

Strong debug & quick problem-solving skills for LVS, DRC & layout issues without much supervision.

Must be comfortable with fast paced environment.

Good communication skills.

Windows, Linux, Unix Operation System.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

8. (Senior) Analog Design Engineer

地区:合肥

部门:CMBU

职能:

Design of Analog and Mixed-Signal circuits, meeting their architectural requirements and specifications.

Contribute to the architectural definition of the design, and also to chip integration.

Perform the necessary calculations, design and verification simulations to ensure building blocks meet specifications, at the schematic level and after post layout extraction.

Work closely with Layout Designers to ensure the layout is completed properly, using all known methods.

Document for assigned blocks, test and characterization report, and hold preliminary/final design reviews.

Actively participate in the chip bring up, evaluation and characterization, with emphasis on owned blocks.

Address questions and issues related to his/her blocks raised by cross-functional personnel, such as Product, Characterization, Test, or Application Engineers.

Plan and scheduling the assignments and projects.要求:

Over 1 year of working experience in IC layout design or equivalent related education.

Proficient in using layout tools: Cadence Virtuoso IC6.15/6.16/6.17 Layout L/XL/VXL.

Fluent in using verification tools: Cadence Assura. Mentor Calibre DRC & LVS.

Analog techniques & concepts of device match, electromigration, coupling, parasitic effects, Latch-up & quick layout size estimation.

Must equipped with organized concept of hierarchical layout floor planning based on schematics.

Requires to have strong schematic layout translation skill.

Strong debug & quick problem-solving skills for LVS, DRC & layout issues without much supervision.

Must be comfortable with fast paced environment.

Good communication skills.

Windows, Linux, Unix Operation System.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

9. Principal System & Applications Engineer

地区:北京

部门:PCBU

职能:

Support new product development (eg. Such as definition, new product/concept evaluation and so on)。

Create demo boards, application note and worksheet.

Co-work with marketing team and promote new products.

Support FAEs (or customer) to solve various technical issue on application.

Provide technical supports (include dedicated board design) at key accounts directly.

Competitive analysis on technology and cost.

Be responsible for delivering training to FAE& customers & distributors where appropriate.

Provide feedback on new requirements for future products.

Taking public speaking opportunities at conferences/trainings where appropriate.要求:

Bachelor’s Degree or above. Degree (or equivalent) in Electronic Engineering (or relevant discipline)。

Over 1 year of experience in power supply design or application.

Strong oral/written English.

Strong communication/interpersonal skills.

Relevant Hardware/SW experience in design environment as per job specification.

Excellent communication skills with ability to articulate complex technical subjects in a confident and clear way.

Fluent in English.

Strong customer facing skills.

Confident when speaking in public (training, seminars etc.)。

May take additional responsibilities.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

10. System Engineering Manager

地区:深圳、上海

部门:PCBU

职能:

Responsible for the growth and expansion of Renesas AMSBG BU SSL IC.

Providing direction and support to the sales and AE on new and current SSL products, especially on Commercial lighting segment, Knowledge in DALI is preferred.

Monitoring and driving key customer opportunities to ensure success.

Interfacing with the Applications groups to develop design collateral and promotional platforms.

Understanding competitive product/technology threats to form defensive product strategies.

Understanding customer/market requirements and opportunities for new products/packages through customer visits.要求:

Over 1 year of experience in technical marketing or applications in AC-DC or DC-DC power conversion semiconductors, experience in Lighting market is preferred.

Exceptional written and verbal communication skills including customer presentations.

Bachelor or higher degree in electronics engineering or related major.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

11. (Senior) Wi-Fi Application Software/Firmware Engineer

地区:上海

部门:CAIBU

职能:

The candidate will function as a Wi-Fi Application Software/Firmware Engineer developing and supporting supper low power Wi-Fi products. Specific duties include but not limited to:

Provide design, development, and debug support for complete customer product development cycle from product definition to production line test.

Ability to provide deep level hands-on Wi-Fi software/firmware customer support in elements such as debugging, code porting, code optimisation, peripheral utilization and help customer fix issues and then move to mass production.

Customising reference designs from the Business unit to local customer needs.

Work closely with sales team, FAE, and customers to adapt Dialog technologies to new platforms and solutions.

Providing feedback to the product line on suggestions to improve deliverables: tools / device / architecture / reference designs.

Some on-site customer travel will be required.要求:

Graduate from Science Course with Bachelor Degree.

Knowledge, Skills and Experience:

BSEE/BSCS or MSEE/MSCS.

Over 1 year of working experience in embedded software/firmware development using C/C++ programming languages.

Familiar with RTOS and Linux architectures, Linux Driver development is a strong plus.

Have a good technical understanding of Wi-Fi System.

Good understanding about WLAN spec and protocol.

Experienced in Wi-Fi software stack development and debugging - device driver, kernel networking stacks, firmware.

Good at Packet analysis - MAC and TCP/IP level with Wireshark/OmniPeek tools.

Familiar with Arm Cortex M and connectivity interface: I2C, SPI, UARTSDIO, USB etc.

Team player.

Good interpersonal communication and writing skills in English.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

12. Senior/Principal Applications Engineer (DC-DC)

地区:深圳

部门:PCBU

职能:

Support new product development (eg. Such as definition, new product/concept evaluation and so on)。

Create demo boards, application note and worksheet.

Co-work with marketing team and promote new products.

Support FAEs (or customer) to solve various technical issue on application.

Provide technical supports (include dedicated board design) at key accounts directly.

Competitive analysis on technology and cost.

Be responsible for delivering training to FAE& customers & distributors where appropriate.

Provide feedback on new requirements for future products.

Taking public speaking opportunities at conferences/trainings where appropriate.

要求:

Over 1 year of working experience in Power Supply Design or Application.

Degree (or equivalent) in Electronic Engineering (or relevant discipline)。 Master’s Degree or above.

Relevant Hardware/SW experience in design environment as per job specification.

Excellent communication skills with ability to articulate complex technical subjects in a confident and clear way.

Strong customer facing skills.

Confident when speaking in public (training, seminars etc.)。

May take additional responsibilities.

Strong oral/written English.

Strong communication/interpersonal skills.

请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

13. Senior/Principal Applications Engineer (Lighting)

地区:深圳

部门:PCBU

职能:

Support new product development (eg. Such as definition, new product/concept evaluation and so on)。

Create demo boards, application note and worksheet.

Co-work with marketing team and promote new products.

Support FAEs (or customer) to solve various technical issue on application.

Provide technical supports (include dedicated board design) at key accounts directly.

Competitive analysis on technology and cost.

Be responsible for delivering training to FAE& customers & distributors where appropriate.

Provide feedback on new requirements for future products.

Taking public speaking opportunities at conferences/trainings where appropriate.

要求:

Over 1 year of working experience in Power Supply Design or Application.

Degree (or equivalent) in Electronic Engineering (or relevant discipline)。 Master’s Degree or above.

Relevant Hardware/SW experience in design environment as per job specification.

Excellent communication skills with ability to articulate complex technical subjects in a confident and clear way.

Strong customer facing skills.

Confident when speaking in public (training, seminars etc.)。

May take additional responsibilities.

Strong oral/written English.

Strong communication/interpersonal skills.

请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

14. (Principal/Senior) Application Engineer (Backlight)

地区:深圳

部门:PCBU

职能:

New LED backlight driving products system level evaluations.

Document and log all work related to chip evaluations, critical customer issues and feedback to the System and IC Design teams for device modifications and enhancements.

Create application note, design worksheet, tools and technical collaterals.

Design and support standard evaluation boards (EVBs), customized circuitry and demo boards.

Train and support WW FAEs as needed to win strategic opportunities and to solve customers’ critical issues.

Participate in the new product development, from new ideas to production release, in different development phases.

Sustaining and quality support in FAR process.

Competitive analysis and collect field feedback/market knowledge for System Design Team.

Assist and support the design-in activities in assigned strategic accounts and provide guidance on both hardware and software development.

要求

BSEE (or above)

CET4

Over 1 year of working experience in system level power and mixed signal board design and debugging.

Good at board level DC-DC design/applications ,such as buck, boost.

Good digital circuit and analog circuit analysis and application ability.

Experience in local dimming mini LED backlight driver/LED display hardware or software design is preferred.

Experience in embedded MCU /FPGA software is preferred.

Experience in display related products (such as LCD TV, Monitor, Notebook, LED display) is preferred.

Fluent in English.

请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

关于Dialog半导体公司

Dialog半导体公司(瑞萨电子全资子公司)是推动物联网和工业4.0应用发展的标准化和定制集成电路(IC)领先供应商。Dialog提供电池管理、低功耗蓝牙(BLE)、Wi-Fi、闪存、可配置混合信号IC等经市场验证的产品技术,助力客户的下一代产品开发,提升功率效率、缩短充电时间,并不断提高性能和生产效率。

凭借数十年的技术经验和世界领先的创新实力,我们帮助设备制造商引领未来。我们对技术创新的热情和创业精神使我们始终在高能效半导体技术领域保持领先地位,助力物联网、移动设备、计算和存储、智慧医疗和汽车市场的发展。2020年,Dialog实现了13.76亿美元营业收入。目前,公司在全球约有2300名员工。

原文标题:Dialog多个职位热招中:北京、深圳、上海、天津、合肥(新增)

文章出处:【微信公众号:Dialog半导体公司】欢迎添加关注!文章转载请注明出处。
责任编辑:pj

声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉
  • 物联网
    +关注

    关注

    2939

    文章

    47317

    浏览量

    407858
  • wi-fi
    +关注

    关注

    15

    文章

    2379

    浏览量

    128899
  • DIALOG半导体
    +关注

    关注

    0

    文章

    23

    浏览量

    15463

原文标题:Dialog多个职位热招中:北京、深圳、上海、天津、合肥(新增)

文章出处:【微信号:Dialog半导体公司,微信公众号:Dialog半导体公司2】欢迎添加关注!文章转载请注明出处。

收藏 人收藏
加入交流群
微信小助手二维码

扫码添加小助手

加入工程师交流群

    评论

    相关推荐
    热点推荐

    为了方便广大电子硬件工程师用好萨科微slkor的产品,为客户提供配套的技术服务,让产品更好为客户创造价值

    BVceo ≥80V。萨科微半导体总部设在中国广东省深圳市,以新材料、新工艺、新产品驱动公司的发展,萨科微技术团队主要来自韩国延世大学和清华大学,掌握国际领先的碳化硅MOSFET生产工艺,及第五
    发表于 12-04 11:36

    Telechips与Arm合作开发下一代IVI芯片Dolphin7

    Telechips宣布,将在与 Arm的战略合作框架下,正式开发下一代车载信息娱乐系统(IVI)系统级芯片(SoC)“Dolphin7”。
    的头像 发表于 10-13 16:11 763次阅读

    意法半导体推进下一代芯片制造技术 在法国图尔工厂新建条PLP封装试点生产线

    意法半导体(简称ST)公布了其位于法国图尔的试点生产线开发下一代面板级包装(PLP)技术的最新进展。该生产线预计将于2026年第三季度投入运营。
    的头像 发表于 10-10 09:39 519次阅读

    适用于下一代 GGE 和 HSPA 手机的多模/多频段 PAM skyworksinc

    电子发烧友网为你提供()适用于下一代 GGE 和 HSPA 手机的多模/多频段 PAM相关产品参数、数据手册,更有适用于下一代 GGE 和 HSPA 手机的多模/多频段 PAM的引脚图、接线图、封装
    发表于 09-05 18:34
    适用于<b class='flag-5'>下一代</b> GGE 和 HSPA 手机的多模/多频段 PAM skyworksinc

    意法半导体携手Flex推动下一代移动出行发展

    Flex提供产品生命周期服务,可助力各行各业的品牌实现快速、灵活和大规模的创新。他们将积淀50余年的先进制造经验与专业技术注入汽车业务,致力于设计和打造推动下一代移动出行的前沿创新技术——从软件定义
    的头像 发表于 07-30 16:09 639次阅读

    意法半导体推出下一代非接触式支付卡系统级芯片STPay-Topaz-2

    意法半导体(ST)推出其下一代非接触式支付卡系统级芯片(SoC)STPay-Topaz-2,为客户带来更高的设计灵活性,支持更多样化的支付品牌,并简化客户的库存管理。全新的自动调谐功能
    的头像 发表于 07-18 14:46 756次阅读

    下一代高速芯片晶体管解制造问题解决了!

    ,10埃)开始直使用到A7。 从这些外壁叉片晶体管的量产中获得的知识可能有助于下一代互补场效应晶体管(CFET)的生产。 目前,领先的芯片制造商——英特尔、台积电和三星——正在利用其 18A、N2
    发表于 06-20 10:40

    NVIDIA 采用纳微半导体开发一代数据中心电源架构 800V HVDC 方案,赋能下一代AI兆瓦级算力需求

    全球 AI 算力基础设施革新迎来关键进展。近日,纳微半导体(Navitas Semiconductor, 纳斯达克代码:NVTS)宣布参与NVIDIA 英伟达(纳斯达克股票代码: NVDA) 下一代
    发表于 05-23 14:59 2587次阅读
    NVIDIA 采用纳微<b class='flag-5'>半导体</b><b class='flag-5'>开发</b>新<b class='flag-5'>一代</b>数据中心电源架构 800V HVDC 方案,赋能<b class='flag-5'>下一代</b>AI兆瓦级算力需求

    从清华大学到镓未来科技,张大江先生在半导体功率器件十八年的坚守!

    从清华大学到镓未来科技,张大江先生在半导体功率器件十八年的坚守!近年来,珠海市镓未来科技有限公司(以下简称“镓未来”)在第三半导体行业异军突起,凭借领先的氮化镓(GaN)技术储备和不
    发表于 05-19 10:16

    中国下一代半导体研究超越美国

    美国机构分析,认为中国在支持下一代计算机的基础研究方面处于领先地位。如果这些研究商业化,有人担心美国为保持其在半导体设计和生产方面的优势而实施的出口管制可能会失效。 乔治城大学新兴技术观察站(ETO
    的头像 发表于 03-06 17:12 700次阅读

    北京市最值得去的十家半导体芯片公司

    亮点 :国产企业级NVMe主控芯片领军者,第三PCIe 4.0芯片已量产,正在研发7nm PCIe 5.0产品客户覆盖数据中心与云计算头部企业。 8. 知存科技(WITINMEM) 领域 :存算
    发表于 03-05 19:37

    纳微半导体2024年第四季度财务亮点

    近日,唯全面专注的下一代功率半导体公司下一代氮化镓(GaN)和碳化硅(SiC)领导者——纳微半导体
    的头像 发表于 02-26 17:05 1147次阅读

    纳微半导体APEC 2025亮点抢先看

    近日,唯全面专注的下一代功率半导体公司下一代氮化镓(GaN)功率芯片和碳化硅(SiC)技术领导者——纳微
    的头像 发表于 02-25 10:16 1683次阅读

    纳米压印技术:开创下一代光刻的新篇章

    光刻技术对芯片制造至关重要,但传统紫外光刻受衍射限制,摩尔定律面临挑战。为突破瓶颈,下一代光刻(NGL)技术应运而生。本文将介绍纳米压印技术(NIL)的原理、发展、应用及设备,并探讨其在半导体制造中
    的头像 发表于 02-13 10:03 3327次阅读
    纳米压印技术:开创<b class='flag-5'>下一代</b>光刻的新篇章

    意法半导体推出面向下一代智能穿戴医疗设备的生物传感器芯片

    意法半导体(简称ST)推出了款新的面向智能手表、运动手环、智能戒指、智能眼镜等下一代智能穿戴医疗设备的生物传感器芯片。ST1VAFE3BX芯片集成高精度生物电位输入与意法半导体的经过
    的头像 发表于 01-09 14:52 1327次阅读