资料介绍
Table of Contents
AD9434 Native FMC Card
Introduction
The AD9434 is a 12-bit monolithic sampling analog-to-digital converter (ADC) optimized for high performance, low power, and ease of use. The part operates at up to a 500 MSPS conversion rate and is optimized for outstanding dynamic performance in wideband carrier and broadband systems. All necessary functions, including a sample-and-hold and voltage reference, are included on the chip to provide a complete signal conversion solution. This reference design includes a data capture interface and the external DDR-DRAM interface for sample storage. It allows programming the device and monitoring it's internal status registers. The board also provides other options to drive the clock and analog inputs of the ADC.
Supported Devices
Functional Description
The reference design is built on a Zynq based system parameterized for linux. It consists of three functional modules, a LVDS interface, a PN monitor and a DMA interface. The LVDS interface captures and buffers data from the ADC. The data is captured using ISERDES primitives and is captured 4 samples wide at 1/4th of the ADC clock (125MHz at 500MHz ADC clock). The DMA interface then transfers the samples to the external DDR-DRAM. The capture is initiated by the software. The status of capture (overflow, over the range) are reported back to the software. By default, the board is configured to use the onboard clock.
Supported Carriers
Downloads
AD9434FMC
Hardware | Project | Carriers | Library Cores |
---|---|---|---|
AD9434-FMC-500EBZ | ad9434_fmc | zc706 | axi_ad9434 |
axi_clkgen | |||
axi_dmac | |||
axi_hdmi_tx | |||
axi_spdif_tx | |||
axi_sysid | |||
sysid_rom | |||
util_axis_fifo |
Help & Support
- The carriers (abbrevations can be found here) are commonly available FPGA evaluation boards.
- The HDL user guide contains all the documentation, build instructions and register map tables.
- The following quick links allows you to browse the github repository for a list of current branches, library components, and projects.
ML605 Xilinx Reference Design (Obsolete)
Quick Start Guide
The reference design has been tested with ML605. It should be easily portable to other boards such as KC705 and VC707, only the ISERDES primitive, UCF and MHS files need to be changed. The bit file provided combines the FPGA bit file and the SDK elf files. It may be used for a quick check on the system. All you need is the hardware and a PC running a UART terminal and the programmer (IMPACT). This bit file configuration also captures the test mode outputs of ADC.
Required Hardware
- ML605 board
- AD9434-FMC board (the default setup uses onboard clock)
- Signal generator (for data)
Required Software
- Xilinx ISE (Programmer (IMPACT) is sufficient for the demo and is available on Webpack). Use the latest version or the one used in the reference design.
- A UART terminal (Tera Term/Hyperterminal), Baud rate 57600.
- Xilinx Chipscope Analyzer (for signal capture plot).
Running Demo (SDK) Program
To begin, connect the AD9434-FMC board to the FMC-LPC connector of ML605 board (see image below). Connect power and two USB cables from the PC to the JTAG and UART USB connectors on the edge of the ML605. The demo program uses the default board configuration that uses an on-board clock. Connect a signal source to the AIN SMA (J100) connector of the FMC card. After the hardware setup, turn the power on to the ML605.
Start IMPACT, and initialize the JTAG chain. The program should recognize the Virtex 6 device. Start a UART terminal (set to 57600 baud rate) and then program the device. If programming was successful, you should be seeing messages appear on the terminal as shown in the figure below. After reading some default registers in the AD9434 and AD9517, the program enables different test patterns available on the ADC.
After patterns and prbs sequences are verified, if no errors are present, you may use the chipscope busplot to see the captured signal (see below). The ADC data is available 4-samples wide at 125MHz. The most recent sample is at the most significant bits of the captured data.
Using the Reference Design
Functional Description
The reference design is built on a microblaze based system parameterized for linux. It consists of three functional modules, a LVDS interface, a PN monitor and a DMA interface. The LVDS interface captures and buffers data from the ADC. The data is captured using ISERDES primitives and is captured 4 samples wide at 1/4th of the ADC clock (125MHz at 500MHz ADC clock). The DMA interface then transfers the samples to the external DDR-DRAM. The capture is initiated by the software. The status of capture (overflow, over the range) are reported back to the software.
Registers
Refer to the regmap.txt file inside the pcores directory.
Clock Selection
The board provides different (some modification maybe necessary) possible clock path for clocking the AD9434.
Downloads
FPGA Referece Designs:
- ML605 (Source files): cf_ad9434_ml605_edk_14_4_2013_03_29.tar.gz
- ML605 (Bit/SW files): cf_ad9434_ml605_sw_14_4_2013_03_29.tar.gz
Only Xilinx coregen xco files are provided with the reference design. You must regenerate the IP core files using this file. See generating Xilinx netlist/verilog files from xco files for details.
Tar File Contents
The tar file contains, in most cases, the following files and/or directories. To rebuild the reference design simply double click the XMP file and run the tool. To build SDK, select a workspace and use the C file to build the elf file. Please refer to Xilinx EDK documentation for details.
license.txt | ADI license & copyright information. |
system.mhs | MHS file. |
system.xmp | XMP file (use this file to build the reference design). |
data/ | UCF file and/or DDR MIG project files. |
docs/ | Documentation files (Please note that this wiki page is the documentation for the reference design). |
sw/ | Software (Xilinx SDK) & bit file(s). |
../cf_lib/edk/pcores/* | The pcores directory. |
- EVAD9434 AD9434 评估板 12次下载
- AD9434 SIMULINK ADIsimADC模型 0次下载
- FMC-Imageon Xilinx ML605参考设计 8次下载
- AD9789评估板、DAC-FMC转接器和Xilinx ML605参考设计 8次下载
- AD971x/AD911x-DPG2 FMC转接器和评估板/Xilinx ML-605参考设计 10次下载
- AD9129评估板、DAC-FMC插入器和Xilinx ML-605参考设计 11次下载
- AD9434:12位,370 MSPS/500 MSPS,1.8 V对数字转换器数据Sheet 10次下载
- AD9265本地FMC卡/ML605 Xilinx参考设计 5次下载
- ML605-UMMODULE的线性工艺选择 3次下载
- AD9279评估板、ADC-FMC转接器和Xilinx ML605参考设计 12次下载
- AD7960 Wiki:FMC卡和Xilinx参考设计 14次下载
- AD7961本地FMC卡和Xilinx参考设计 19次下载
- AD9122评估板、DAC-FMC插入器和Xilinx ML-605参考设计 8次下载
- AD9434 Simulink ADIsimADC Model 7次下载
- UG-290:评估模数转换器AD9434和AD9484 9次下载
- Xilinx fpga芯片系列有哪些 238次阅读
- Cadence本地库搭建从0到1的过程 824次阅读
- git拉取远程分支到本地的两种方法 1.3w次阅读
- Arm®ML处理器 嵌入式评估工具包介绍 1488次阅读
- Xilinx FPGA的FMC介绍 5127次阅读
- digilent FMC Pcam适配器介绍 2497次阅读
- digilent FMC-HDMI:双HDMI输入扩展子板介绍 3963次阅读
- 2.5 GSPS高性能数模转换器——AD9739A DAC 4275次阅读
- 关于FPGA的FMC接口的详细介绍 1.1w次阅读
- 采用Xilinx ML507评估平台的APU增强型FPGA设计 1109次阅读
- 基于Xilinx reVISION Stack Demo双摄像头采集图像 3117次阅读
- 基于FPGA 的FMC 接口应用实例 9709次阅读
- 基于FPGA的DMA读写设计及中断控制 5325次阅读
- stm32案例分享之使D-CACHE时FMC外设运行不正常原因 9799次阅读
- FMC+标准将嵌入式设计推到全新的高度 1744次阅读
下载排行
本周
- 1UHD智能显示SoC VS680产品简介
- 0.46 MB | 7次下载 | 免费
- 2深蕾半导体智能显示SoC芯片 VS680产品简介
- 0.33 MB | 3次下载 | 免费
- 3JW7707F杰华特3.4A50V,7mΩ同步整流器-jw7707f参数规格书
- 268.87 KB | 2次下载 | 免费
- 4电池管理系统(BMS)软硬件介绍
- 0.23 MB | 2次下载 | 2 积分
- 5分析电源电感发热解决方法
- 0.26 MB | 2次下载 | 免费
- 6大功率LED驱动器DW8501数据手册
- 0.37 MB | 1次下载 | 2 积分
- 74.5V 至 52V 输入、电流模式升压控制器TPS4021x-Q1数据表
- 2.03MB | 1次下载 | 免费
- 8电压检测芯片TPS3803和TPS3805数据表
- 1.06MB | 1次下载 | 免费
本月
- 1DCDC原理详解
- 0.98 MB | 85次下载 | 免费
- 2FU-7(807)胆机原理图
- 11.93 MB | 26次下载 | 1 积分
- 3电子元件基础知识介绍
- 8.76 MB | 26次下载 | 2 积分
- 4用于汽车应用的高压电源管理IC TPS65311-Q1数据表
- 1.05MB | 22次下载 | 免费
- 5DC-DC电路(Buck)的设计与仿真
- 0.60 MB | 12次下载 | 2 积分
- 6GD32F10x系列MCU用户手册
- 11.5MB | 9次下载 | 免费
- 7多功能电源管理 SOC IP5306数据手册
- 0.20 MB | 7次下载 | 免费
- 8UHD智能显示SoC VS680产品简介
- 0.46 MB | 7次下载 | 免费
总榜
- 1matlab软件下载入口
- 未知 | 935083次下载 | 免费
- 2开源硬件-PMP21529.1-4 开关降压/升压双向直流/直流转换器 PCB layout 设计
- 1.48MB | 420046次下载 | 免费
- 3Altium DXP2002下载入口
- 未知 | 233067次下载 | 免费
- 4电路仿真软件multisim 10.0免费下载
- 340992 | 191314次下载 | 免费
- 5十天学会AVR单片机与C语言视频教程 下载
- 158M | 183311次下载 | 免费
- 6labview8.5下载
- 未知 | 81567次下载 | 免费
- 7Keil工具MDK-Arm免费下载
- 0.02 MB | 73786次下载 | 免费
- 8NI LabVIEW中实现3D视觉的工具和技术
- 未知 | 70088次下载 | 免费
评论
查看更多