资料介绍
Table of Contents
Analog Devices High Speed Converter Toolbox For MATLAB and Simulink
ADI maintains a set of tools to model, interface, and target with ADI high-speed converter devices within MATLAB and Simulink. These are combined into single Toolbox which contains a set of Board Support Packages (BSP). The list of supported boards is provided below.
Quick Start with Toolbox
The current stable Toolbox can be downloaded from the High Speed Converter Toolbox GitHub Release Page. Download the latest mltbx file then open that file within MATLAB. Opening the file will automatically install the Toolbox, adding the necessary components to your MATLAB path. The “Analog Devices, Inc. High Speed Converter Toolbox” will appear in your Add-Ons Explore within MATLAB.
To interface and stream data with hardware will require installation of libiio and one of two Hardware Support Packages from MathWorks. The libiio library can be obtained on the Github page of the project.
Libiio Installers
- Installer for latest nighty build (Windows 32-bit / 64-bit) (may be unstable / buggy)
Installation of either:
is required to use the streaming system objects or blocks. These support packages provide the necessary libIIO MATLAB bindings used by ADI's system objects.
Building the Toolbox Manually
The toolbox can only be built under Linux or with Cygwin on a Windows platform. Conveniently, the entire process is automated with a Makefile located in the CI/scripts folder of the repository. The following is required on the system before the build process can be run:
- A supported MATLAB version installed in the default location (/usr/local/MATLAB)
- A supported Vivado version installed in the default location (/opt/Xilinx)
- Packages: git zip unzip tar make wget sed
First clone the repo and move into it:
git clone https://github.com/analogdevicesinc/HighSpeedConverterToolbox.git cd HighSpeedConverterToolbox
To build the toolbox run the following:
make -C CI/scripts build
To create a installable tlbx file run:
make -C CI/scripts gen_tlbx
Device Control and Data Streaming
Device interfaces which provide control and data streaming are implemented with MATLAB System Objects and Simulink Blocks. These System Objects can be access under the “adi” namespace in MATLAB and are followed by their part number or board name and finally Tx or Rx:
adi..
For example, to instantiate an AD9144 object to control the high speed converter it can be created as follows:
tx = adi.AD9144.Tx;
All supported boards are derived from low level objects based on their parts. For example, the DAQ2 Evaluation board actually contains an AD9680 and AD9144. Therefore, it simply uses AD9680 and AD9144 objects under the hood. However, to interact with the more familiar DAQ2 interface naming the Rx side can be instantiated like above as:
rx = adi.DAQ2.Rx;
For example usage of certain objects, it can be useful to inspect their related test code which exercises initiations in different configurations. The available code is available in the GitHub repo folder here, where object tests have the naming convention
To get a list of currently available objects with the BSP installed simply run:
help adi
To get more information on a given object run:
help adi..
or
doc adi..
Common Attributes
There are some common attributes that need to be set for system objects and parts.
uri
Context address of IIO device. Possible options include:- IP with usage
rx.uri = 'ip:192.168.2.1'
- USB with usage
rx.uri = 'usb:1.2.3'
Extending Interfaces
If a driver attribute or setting is not available in the standard objects it can be easily extended to cover more IIO attributes. See this guide.
HDL Targeting with HDL-Coder
The Analog Devices Toolbox for MathWorks HDL Workflow Advisor is a collection of board definitions and reference designs that provide to the MathWorks HDL Workflow Advisor support to:
- Generate IP blocks compatible with Analog Devices HDL reference designs for various Analog Devices platforms
- Automatically insert the generated IPs into the Analog Devices Vivado HDL reference designs
This Analog Devices Toolbox is based on the MathWorks Board and Reference Design Registration System.
Functionality
The MathWorks HDL Workflow Advisor enables users to automatically generate HDL code from a Simulink model. The user can choose from a selection of several different Target Workflows, including “ASIC/FPGA”, “FPGA-In-The-Loop”, and “IP Core Generation”. Target Platform selections include Xilinx Evaluation Boards and Altera Evaluation Boards as well as other custom evaluation boards.
The Analog Devices BSP for HDL Workflow Advisor extends the set of Target Workflows for IP Core Generation with the Analog Devices boards listed in the Supported Platforms section. The BSP consists of a set of board definitions that specify all the characteristics needed by the HDL Workflow Advisor to be able to incorporate a board in the code generation flow, as well as a set of Xilinx Vivado reference designs that are used by the Workflow Advisor to automatically insert the generated IPs into the Vivado designs. All the Analog Devices Vivado HDL reference designs have inside a ‘donut hole’ to accommodate custom IPs. Each design exposes a set of interface signals to which the IP can connect to. All these signals are specified in the board definition and are available in the Workflow Advisor GUI to connect to the generated IP’s ports.
When running the Workflow Advisor the first step if to select the Target Platform. The figure below shows some of the available Analog Devices target platforms.
The next step is to configure the interfaces between the IP and the reference design. Each target platform has a set of interface signals that are accessible in the Target Platform Interfaces drop down boxes form step 1.2 (Set Target Interface) of the HDL Workflow Advisor. The figure below shows an example of how to configure the target interface for a specific model.
All the Analog Devices platforms have similar interface signals and they are dependent on the type of flow that is selected – receive (Rx) or transmit (Tx). The table below describes the interface signals for the AD9361 based SDR platforms.
Receive flow (Rx)
Signal name | Width | Description |
---|---|---|
IP Data 0 OUT | 16 | Custom IP data output signal. This signal is connected to a DMA channel in the ADI reference design. |
IP Data 1 OUT | 16 | Custom IP data output signal. This signal is connected to a DMA channel in the ADI reference design. |
IP Data 2 OUT | 16 | Custom IP data output signal. This signal is connected to a DMA channel in the ADI reference design. |
IP Data 3 OUT | 16 | Custom IP data output signal. This signal is connected to a DMA channel in the ADI reference design. |
IP Data Valid OUT | 1 | Data valid signal from the custom IP. Used to signal to the rest of the design that the IP data out channels have valid data. The duration must be 1 clock cycle. |
AD9361 ADC Data I0 | 16 | AD9361 ADC I0 channel data. |
AD9361 ADC Data Q0 | 16 | AD9361 ADC Q0 channel data. |
AD9361 ADC Data I1 | 16 | AD9361 ADC I1 channel data. |
AD9361 ADC Data Q1 | 16 | AD9361 ADC Q1 channel data. |
Transmit flow (Tx)
Interface signal name | Width | Description |
---|---|---|
IP Data 0 IN | 16 | Custom IP data input signal. This signal is connected to a DMA channel in the ADI reference design. |
IP Data 1 IN | 16 | Custom IP data input signal. This signal is connected to a DMA channel in the ADI reference design. |
IP Data 2 IN | 16 | Custom IP data input signal. This signal is connected to a DMA channel in the ADI reference design. |
IP Data 3 IN | 16 | Custom IP data input signal. This signal is connected to a DMA channel in the ADI reference design. |
IP Load Tx Data OUT | 1 | Custom IP output signal used to notify the design that the IP is ready to receive new input data. The duration must be 1 clock cycle. |
AD9361 DAC Data I0 | 16 | AD9361 DAC I0 channel data. To be used as input into the custom IP. |
AD9361 DAC Data Q0 | 16 | AD9361 DAC I0 channel data. To be used as input into the custom IP. |
AD9361 DAC Data I1 | 16 | AD9361 DAC I0 channel data. To be used as input into the custom IP. |
AD9361 DAC Data Q1 | 16 | AD9361 DAC I0 channel data. To be used as input into the custom IP. |
The custom IP always runs at the sample clock and must be able to process / generate a sample every clock cycle.
Once the target interface has been defined, make sure to select the “Target Language” as Verilog (defaults to VHDL) in Step 3.1.1 of the HDL Workflow Advisor. All the other settings of steps 2 and 3 of the HDL Workflow Advisor can be left in their default state and the project generation process can be started by running step 4.1 (Create Project). The result of this step is a Vivado project which has the custom IP core integrated into the Analog Devices HDL reference design. The bitstream for the design can be generated either by running step 4.4 (Create bitstream) or by compiling the generated Vivado Project directly in Vivado. The project can be found in the hdl_prj/vivado_ip_prj folder.
Further Reading
Creating a BOOT.BIN from HDL Workflow Advisor
Unlike the support package provided by MathWorks, the update process for the bitstreams requires the creation of a BOOT.BIN file which will be compatible with the ADI SD card.
First, make sure you have a valid SD card for your platform with the necessary device tree and kernel image selected. Follow this process here.
Once your SD card is ready, in step 4.3 “Build FPGA Bitstream” of HDL Workflow Advisor select a custom Tcl file for synthesis build. Utilize this adi_build.tcl file for Linux or this adi_build_win.tcl file for Windows located within the BSP as your custom tcl file.
Once the bitstream is built it will generate the BOOT.BIN necessary for booting your system. Place the generated BOOT.BIN in the root of your ADI SD card's BOOT partition.
Simulation Models of Hardware
The HSX toolbox has behavioral simulation models of the following parts.
Part | Type | Initial Supported Release |
---|---|---|
AD9081 | Behavioral | R2019b |
These models are available under the adi.sim
namespace in MATLAB and can be instantiated as follows:
model = adi.sim..
Examples of using these models are located in the hsx_examples
folder which ships with the toolbox, which is also available on GitHub. The tests folder will also contain usage examples that are primarily used for testing functionality but can be useful to learn different configurations.
Supported Boards
The following have device-specific implementations in MATLAB and Simulink. If a device has an IIO driver, MATLAB support is possible, but a device-specific MATLAB or Simulink interface may not exist yet.
Evaluation Card | FPGA Board | Streaming Support | Targeting | Variants and Minimum Supported Release |
---|---|---|---|---|
DAQ2 (AD9680/AD9144) | ZC706 | Yes | No | ADI (2019a) |
ZCU102 | Yes | Yes | ADI (2019a) | |
Arria10 SoC | Yes | No | ADI (2019a) | |
AD9081/AD9082 | ZCU102 | Yes | No | ADI (2020a) |
VCU118 | Yes | No | ADI (2020a) | |
AD9988/AD9986 | ZCU102 | Yes | No | ADI (2020a) |
VCU118 | Yes | No | ADI (2020a) | |
AD9209/AD9209/AD9177 | ZCU102 | Yes | No | ADI (2020a) |
VCU118 | Yes | No | ADI (2020a) | |
QuadMxFE (AD9081 x4) | VCU118 | Yes | No | ADI (2020a) |
AD9467 | Zedboard | Yes | No | ADI (2018b) |
Examples
Examples for streaming data and targeting FPGAs are listed within the Toolbox documentation itself. To view run the following with MATLAB:
doc adi
Help & Support
- Questions? Ask Help & Support.
- MATLAB自动驾驶工具箱使用 1次下载
- MATLAB环境下构建的系统辨识仿真工具箱的介绍和原理与实现资料说明 8次下载
- Matlab工具箱以及其它组件 10次下载
- Matlab工具箱应用 苏金明编 0次下载
- matlab模糊控制工具箱的使用 17次下载
- matlab2013a遗传算法工具箱及安装教程 4次下载
- MATLAB 常用工具箱 14次下载
- MATLAB_HMM工具箱 21次下载
- 面向MATLAB工具箱的神经网络理论与应用_丛爽 0次下载
- 基于Matlab遗传工具箱的高强混凝土配合比优化 11次下载
- GPS工具箱(坐标转换,线路设计) 124次下载
- matlab的其他工具箱及SIMULINK 0次下载
- MATLAB概述与MATLAB环境 0次下载
- 基于Matlab FIS工具箱的模糊自整定PID控制系统的设 83次下载
- matlab遗传工具箱下载 41次下载
- 基于整数规划工具箱的几个典型例子 352次阅读
- 如何在MATLAB中使用线性规划求解不同的问题 490次阅读
- 如何使用Matlab自带的相控阵工具箱写波束形成算法 953次阅读
- 如何使用电感数字转换器计算工具 583次阅读
- 渗透测试工具箱siusiu的特性及使用 2109次阅读
- 优化信号链的电源系统 — 第2部分:高速数据转换器 2500次阅读
- 降压-升压转换器能否成为实现DC/DC电压转换的通用工具? 2174次阅读
- 降压转换器拓扑结构简析3 2944次阅读
- 您的SEED工具箱中所有必要的部分有哪些? 4238次阅读
- MATLAB程序调试的方法及工具介绍 6122次阅读
- MATLAB基础知识MATLAB的简介,编程环境和基本操作的详细概述 7042次阅读
- 针对高速数据转换器的最新高速JESD204B标准带来了验证挑战 2789次阅读
- 高速模数转换器的转换误差率解密 1907次阅读
- 信号链基础知识:高速数模转换器的数字特性 1298次阅读
- NRZ-HDB3码转换器的高速长距离通信 2265次阅读
下载排行
本周
- 1电子电路原理第七版PDF电子教材免费下载
- 0.00 MB | 1491次下载 | 免费
- 2单片机典型实例介绍
- 18.19 MB | 95次下载 | 1 积分
- 3S7-200PLC编程实例详细资料
- 1.17 MB | 27次下载 | 1 积分
- 4笔记本电脑主板的元件识别和讲解说明
- 4.28 MB | 18次下载 | 4 积分
- 5开关电源原理及各功能电路详解
- 0.38 MB | 11次下载 | 免费
- 6100W短波放大电路图
- 0.05 MB | 4次下载 | 3 积分
- 7基于单片机和 SG3525的程控开关电源设计
- 0.23 MB | 4次下载 | 免费
- 8基于AT89C2051/4051单片机编程器的实验
- 0.11 MB | 4次下载 | 免费
本月
- 1OrCAD10.5下载OrCAD10.5中文版软件
- 0.00 MB | 234313次下载 | 免费
- 2PADS 9.0 2009最新版 -下载
- 0.00 MB | 66304次下载 | 免费
- 3protel99下载protel99软件下载(中文版)
- 0.00 MB | 51209次下载 | 免费
- 4LabView 8.0 专业版下载 (3CD完整版)
- 0.00 MB | 51043次下载 | 免费
- 5555集成电路应用800例(新编版)
- 0.00 MB | 33562次下载 | 免费
- 6接口电路图大全
- 未知 | 30320次下载 | 免费
- 7Multisim 10下载Multisim 10 中文版
- 0.00 MB | 28588次下载 | 免费
- 8开关电源设计实例指南
- 未知 | 21539次下载 | 免费
总榜
- 1matlab软件下载入口
- 未知 | 935053次下载 | 免费
- 2protel99se软件下载(可英文版转中文版)
- 78.1 MB | 537793次下载 | 免费
- 3MATLAB 7.1 下载 (含软件介绍)
- 未知 | 420026次下载 | 免费
- 4OrCAD10.5下载OrCAD10.5中文版软件
- 0.00 MB | 234313次下载 | 免费
- 5Altium DXP2002下载入口
- 未知 | 233046次下载 | 免费
- 6电路仿真软件multisim 10.0免费下载
- 340992 | 191183次下载 | 免费
- 7十天学会AVR单片机与C语言视频教程 下载
- 158M | 183277次下载 | 免费
- 8proe5.0野火版下载(中文版免费下载)
- 未知 | 138039次下载 | 免费
评论
查看更多