资料介绍
These synchronous, presettable counters feature an internal
carry look-ahead for application in high-speed counting
designs. The 161 and 163 are 4-bit binary counters. The
carry output is decoded by means of a NOR gate, thus preventing
spikes during the normal counting mode of operation.
Synchronous operation is provided by having all flipflops
clocked simultaneously so that the outputs change coincident
with each other when so instructed by the countenable
inputs and internal gating. This mode of operation
eliminates the output counting spikes which are normally
associated with asynchronous (ripple clock) counters. A
buffered clock input triggers the four flip-flops on the rising
(positive-going) edge of the clock input waveform.
These counters are fully programmable; that is, the outputs
may be preset to either level. As presetting is synchronous,
setting up a low level at the load input disables the counter
and causes the outputs to agree with the setup data after
the next clock pulse, regardless of the levels of the enable
input. The clear function for the 161 is asynchronous; and a
low level at the clear input sets all four of the flip-flop outputs
low, regardless of the levels of clock, load, or enable
inputs. The clear function for the 163 is synchronous; and a
low level at the clear input sets all four of the flip-flop outputs
low after the next clock pulse, regardless of the levels
of the enable inputs. This synchronous clear allows the
count length to be modified easily, as decoding the maximum
count desired can be accomplished with one
external NAND gate. The gate output is connected to the
clear input to synchronously clear the counter to all low outputs.
Low-to-high transitions at the clear input of the 163 are
also permissible, regardless of the logic levels on the clock,
enable, or load inputs.
The carry look-ahead circuitry provides for cascading counters
for n-bit synchronous applications without additional
gating. Instrumental in accomplishing this function are two
count-enable inputs and a ripple carry output. Both countenable
inputs (P and T) must be high to count, and input T is
fed forward to enable the ripple carry output. The ripple carry
output thus enabled will produce a high-level output pulse
with a duration approximately equal to the high-level portion
of the QA output. This high-level overflow ripple carry pulse
can be used to enable successive cascaded stages. Highto-
low-level transitions at the enable P or T inputs of the 161
through 163 may occur, regardless of the logic level on the
clock.
carry look-ahead for application in high-speed counting
designs. The 161 and 163 are 4-bit binary counters. The
carry output is decoded by means of a NOR gate, thus preventing
spikes during the normal counting mode of operation.
Synchronous operation is provided by having all flipflops
clocked simultaneously so that the outputs change coincident
with each other when so instructed by the countenable
inputs and internal gating. This mode of operation
eliminates the output counting spikes which are normally
associated with asynchronous (ripple clock) counters. A
buffered clock input triggers the four flip-flops on the rising
(positive-going) edge of the clock input waveform.
These counters are fully programmable; that is, the outputs
may be preset to either level. As presetting is synchronous,
setting up a low level at the load input disables the counter
and causes the outputs to agree with the setup data after
the next clock pulse, regardless of the levels of the enable
input. The clear function for the 161 is asynchronous; and a
low level at the clear input sets all four of the flip-flop outputs
low, regardless of the levels of clock, load, or enable
inputs. The clear function for the 163 is synchronous; and a
low level at the clear input sets all four of the flip-flop outputs
low after the next clock pulse, regardless of the levels
of the enable inputs. This synchronous clear allows the
count length to be modified easily, as decoding the maximum
count desired can be accomplished with one
external NAND gate. The gate output is connected to the
clear input to synchronously clear the counter to all low outputs.
Low-to-high transitions at the clear input of the 163 are
also permissible, regardless of the logic levels on the clock,
enable, or load inputs.
The carry look-ahead circuitry provides for cascading counters
for n-bit synchronous applications without additional
gating. Instrumental in accomplishing this function are two
count-enable inputs and a ripple carry output. Both countenable
inputs (P and T) must be high to count, and input T is
fed forward to enable the ripple carry output. The ripple carry
output thus enabled will produce a high-level output pulse
with a duration approximately equal to the high-level portion
of the QA output. This high-level overflow ripple carry pulse
can be used to enable successive cascaded stages. Highto-
low-level transitions at the enable P or T inputs of the 161
through 163 may occur, regardless of the logic level on the
clock.
下载该资料的人也在下载
下载该资料的人还在阅读
更多 >
- 构建LED二进制计数器 0次下载
- 8位同步二进制递减计数器-74HC40103 0次下载
- 可预置同步4位二进制计数器;同步复位-74HC_HCT163 0次下载
- 可预置同步4位二进制计数器;同步复位-74HC_HCT163_Q100 0次下载
- 双4位同步二进制计数器-74HC_HCT4520 1次下载
- 双4位同步二进制计数器-74HC_HCT4520_Q100 0次下载
- 可预置同步4位二进制计数器;异步复位-74HC161 2次下载
- 可预置同步4位二进制计数器;同步复位-74LVC163 0次下载
- 可预置同步4位二进制向上/向下计数器-74HC_HCT193 0次下载
- 可预置同步4位二进制向上/向下计数器-74HC_HCT193_Q100 0次下载
- 可预置同步4位二进制计数器;异步复位-74LVC161 0次下载
- PLC实例讲解之计数器值以二进制输出资源下载 22次下载
- 二进制加计数器浅析 6次下载
- 3位二进制计数器 1次下载
- TTL二进制同步可逆计数器 26次下载
- 格雷码与二进制转换 3303次阅读
- 构建一个4位二进制计数器 3116次阅读
- 数字二进制计数器的设计和实现 1182次阅读
- 减法计数器的结构原理 1.6w次阅读
- 74ls163应用电路图大全(N进制计数器\分频电路\时钟脉冲) 5.9w次阅读
- 74ls163实现任意进制计数器 8.2w次阅读
- 74ls163实现十进制计数器电路 4.8w次阅读
- 74ls160和74ls161区别 11.6w次阅读
- 函数转换BCD编码二进制数为整型数 6150次阅读
- 格雷码与二进制的转换 1.6w次阅读
- 二进制数据压缩算法 1.9w次阅读
- 74ls160构成24进制计数器 15.3w次阅读
- 74LS161集成计数器电路(2、3、4、6、8、10、60进制计数器) 35.3w次阅读
- 74ls161制作24进制计数器设计 11.4w次阅读
- 74ls161构成12进制计数器设计 11.4w次阅读
下载排行
本周
- 1电子电路原理第七版PDF电子教材免费下载
- 0.00 MB | 1490次下载 | 免费
- 2单片机典型实例介绍
- 18.19 MB | 92次下载 | 1 积分
- 3S7-200PLC编程实例详细资料
- 1.17 MB | 27次下载 | 1 积分
- 4笔记本电脑主板的元件识别和讲解说明
- 4.28 MB | 18次下载 | 4 积分
- 5开关电源原理及各功能电路详解
- 0.38 MB | 10次下载 | 免费
- 6基于AT89C2051/4051单片机编程器的实验
- 0.11 MB | 4次下载 | 免费
- 7蓝牙设备在嵌入式领域的广泛应用
- 0.63 MB | 3次下载 | 免费
- 89天练会电子电路识图
- 5.91 MB | 3次下载 | 免费
本月
- 1OrCAD10.5下载OrCAD10.5中文版软件
- 0.00 MB | 234313次下载 | 免费
- 2PADS 9.0 2009最新版 -下载
- 0.00 MB | 66304次下载 | 免费
- 3protel99下载protel99软件下载(中文版)
- 0.00 MB | 51209次下载 | 免费
- 4LabView 8.0 专业版下载 (3CD完整版)
- 0.00 MB | 51043次下载 | 免费
- 5555集成电路应用800例(新编版)
- 0.00 MB | 33562次下载 | 免费
- 6接口电路图大全
- 未知 | 30320次下载 | 免费
- 7Multisim 10下载Multisim 10 中文版
- 0.00 MB | 28588次下载 | 免费
- 8开关电源设计实例指南
- 未知 | 21539次下载 | 免费
总榜
- 1matlab软件下载入口
- 未知 | 935053次下载 | 免费
- 2protel99se软件下载(可英文版转中文版)
- 78.1 MB | 537791次下载 | 免费
- 3MATLAB 7.1 下载 (含软件介绍)
- 未知 | 420026次下载 | 免费
- 4OrCAD10.5下载OrCAD10.5中文版软件
- 0.00 MB | 234313次下载 | 免费
- 5Altium DXP2002下载入口
- 未知 | 233045次下载 | 免费
- 6电路仿真软件multisim 10.0免费下载
- 340992 | 191183次下载 | 免费
- 7十天学会AVR单片机与C语言视频教程 下载
- 158M | 183277次下载 | 免费
- 8proe5.0野火版下载(中文版免费下载)
- 未知 | 138039次下载 | 免费
评论
查看更多