1 简介
PCIe在电路设计中的应用十分广泛,其接口类型也比较多样化。常见的PCIe形态包含以下几种:
2 AIC形态
- 插槽
PCIe AIC(Add-in-Card)这种形态的PCIe接口相信很多的朋友都见过,没错就是常出现在电脑主板上的接口,用于连接显卡、无线网卡、存储设备等。比较常见是PCIe x1、PCIe x4、PCIe x8、PCIe x16、PCIe x32。
- 金手指
该插槽对应的插卡形式为金手指,这种工艺来源于沉金工艺,为了实现良好导电性,表面采用镀金形式。PCB的TOP层和BUTTON层均可采用金手指的形式,用于连接更多的信号。
连接器我们按照PCIe x1、 PCIe x4、PCIe x8、PCIe x16。具体的内容见下:
- PCIe x1 PIN定义
Pin | Side B Connector | Side A Connector |
---|---|---|
# | Name | Description |
1 | +12v | +12 volt power |
2 | +12v | +12 volt power |
3 | +12v | +12 volt power |
4 | GND | Ground |
5 | SMCLK | SMBus clock |
6 | SMDAT | SMBus data |
7 | GND | Ground |
8 | +3.3v | +3.3 volt power |
9 | JTAG1 | +TRST# |
10 | 3.3Vaux | 3.3v volt power |
11 | WAKE# | Link Reactivation |
Mechanical Key | ||
12 | RSVD | Reserved |
13 | GND | Ground |
14 | HSOp(0) | Transmitter Lane 0,Differential pair |
15 | HSOn(0) | GND |
16 | GND | Ground |
17 | PRSNT#2 | Hotplug detect |
18 | GND | Ground |
- PCIe x4 PIN定义
Pin | Side B Connector | Side A Connector |
---|---|---|
# | Name | Description |
1 | +12v | +12 volt power |
2 | +12v | +12 volt power |
3 | +12v | +12 volt power |
4 | GND | Ground |
5 | SMCLK | SMBus clock |
6 | SMDAT | SMBus data |
7 | GND | Ground |
8 | +3.3v | +3.3 volt power |
9 | JTAG1 | +TRST# |
10 | 3.3Vaux | 3.3v volt power |
11 | WAKE# | Link Reactivation |
Mechanical Key | ||
12 | RSVD | Reserved |
13 | GND | Ground |
14 | HSOp(0) | Transmitter Lane 0,Differential pair |
15 | HSOn(0) | GND |
16 | GND | Ground |
17 | PRSNT#2 | Hotplug detect |
18 | GND | Ground |
19 | HSOp(1) | Transmitter Lane 1,Differential pair |
20 | HSOn(1) | GND |
21 | GND | Ground |
22 | GND | Ground |
23 | HSOp(2) | Transmitter Lane 2,Differential pair |
24 | HSOn(2) | GND |
25 | GND | Ground |
26 | GND | Ground |
27 | HSOp(3) | Transmitter Lane 3,Differential pair |
28 | HSOn(3) | GND |
29 | GND | Ground |
30 | RSVD | Reserved |
31 | PRSNT#2 | Hot plug detect |
32 | GND | Ground |
- PCIe x8 PIN定义
Pin | Side B Connector | Side A Connector |
---|---|---|
# | Name | Description |
1 | +12v | +12 volt power |
2 | +12v | +12 volt power |
3 | +12v | +12 volt power |
4 | GND | Ground |
5 | SMCLK | SMBus clock |
6 | SMDAT | SMBus data |
7 | GND | Ground |
8 | +3.3v | +3.3 volt power |
9 | JTAG1 | +TRST# |
10 | 3.3Vaux | 3.3v volt power |
11 | WAKE# | Link Reactivation |
Mechanical Keycard | ||
12 | RSVD | Reserved |
13 | GND | Ground |
14 | HSOp(0) | Transmitter Lane 0,Differential pair |
15 | HSOn(0) | GND |
16 | GND | Ground |
17 | PRSNT#2 | Hotplug detect |
18 | GND | Ground |
19 | HSOp(1) | Transmitter Lane 1,Differential pair |
20 | HSOn(1) | GND |
21 | GND | Ground |
22 | GND | Ground |
23 | HSOp(2) | Transmitter Lane 2,Differential pair |
24 | HSOn(2) | GND |
25 | GND | Ground |
26 | GND | Ground |
27 | HSOp(3) | Transmitter Lane 3,Differential pair |
28 | HSOn(3) | GND |
29 | GND | Ground |
30 | RSVD | Reserved |
31 | PRSNT#2 | Hot plug detect |
32 | GND | Ground |
33 | HSOp(4) | Transmitter Lane 4,Differential pair |
34 | HSOn(4) | GND |
35 | GND | Ground |
36 | GND | Ground |
37 | HSOp(5) | Transmitter Lane 5,Differential pair |
38 | HSOn(5) | GND |
39 | GND | Ground |
40 | GND | Ground |
41 | HSOp(6) | Transmitter Lane 6,Differential pair |
42 | HSOn(6) | GND |
43 | GND | Ground |
44 | GND | Ground |
45 | HSOp(7) | Transmitter Lane 7,Differential pair |
46 | HSOn(7) | GND |
47 | GND | Ground |
48 | PRSNT#2 | Hot plug detect |
49 | GND | Ground |
- PCIe x16 PIN定义
Pin | Side B Connector | Side A Connector |
---|---|---|
# | Name | Description |
1 | +12v | +12 volt power |
2 | +12v | +12 volt power |
3 | +12v | +12 volt power |
4 | GND | Ground |
5 | SMCLK | SMBus clock |
6 | SMDAT | SMBus data |
7 | GND | Ground |
8 | +3.3v | +3.3 volt power |
9 | JTAG1 | +TRST# |
10 | 3.3Vaux | 3.3v volt power |
11 | WAKE# | Link Reactivation |
Mechanical Key | ||
12 | RSVD | Reserved |
13 | GND | Ground |
14 | HSOp(0) | Transmitter Lane 0,Differential pair |
15 | HSOn(0) | GND |
16 | GND | Ground |
17 | PRSNT#2 | Hotplug detect |
18 | GND | Ground |
19 | HSOp(1) | Transmitter Lane 1,Differential pair |
20 | HSOn(1) | GND |
21 | GND | Ground |
22 | GND | Ground |
23 | HSOp(2) | Transmitter Lane 2,Differential pair |
24 | HSOn(2) | GND |
25 | GND | Ground |
26 | GND | Ground |
27 | HSOp(3) | Transmitter Lane 3,Differential pair |
28 | HSOn(3) | GND |
29 | GND | Ground |
30 | RSVD | Reserved |
31 | PRSNT#2 | Hot plug detect |
32 | GND | Ground |
33 | HSOp(4) | Transmitter Lane 4,Differential pair |
34 | HSOn(4) | GND |
35 | GND | Ground |
36 | GND | Ground |
37 | HSOp(5) | Transmitter Lane 5,Differential pair |
38 | HSOn(5) | GND |
39 | GND | Ground |
40 | GND | Ground |
41 | HSOp(6) | Transmitter Lane 6,Differential pair |
42 | HSOn(6) | GND |
43 | GND | Ground |
44 | GND | Ground |
45 | HSOp(7) | Transmitter Lane 7,Differential pair |
46 | HSOn(7) | GND |
47 | GND | Ground |
48 | PRSNT#2 | Hot plug detect |
49 | GND | Ground |
50 | HSOp(8) | Transmitter Lane 8,Differential pair |
51 | HSOn(8) | GND |
52 | GND | Ground |
53 | GND | Ground |
54 | HSOp(9) | Transmitter Lane 9,Differential pair |
55 | HSOn(9) | GND |
56 | GND | Ground |
57 | GND | Ground |
58 | HSOp(10) | Transmitter Lane 10,Differential pair |
59 | HSOn(10) | GND |
60 | GND | Ground |
61 | GND | Ground |
62 | HSOp(11) | Transmitter Lane 11,Differential pair |
63 | HSOn(11) | GND |
64 | GND | Ground |
65 | GND | Ground |
66 | HSOp(12) | Transmitter Lane 12,Differential pair |
67 | HSOn(12) | GND |
68 | GND | Ground |
69 | GND | Ground |
70 | HSOp(13) | Transmitter Lane 13,Differential pair |
71 | HSOn(13) | GND |
72 | GND | Ground |
73 | GND | Ground |
74 | HSOp(14) | Transmitter Lane 14,Differential pair |
75 | HSOn(14) | GND |
76 | GND | Ground |
77 | GND | Ground |
78 | HSOp(15) | Transmitter Lane 15,Differential pair |
79 | HSOn(15) | GND |
80 | GND | Ground |
81 | PRSNT#2 | Hot plug present detect |
82 | RSVD#2 | Hot Plug Detect |
3 OAM接口形态
OAM(Operations, Administration, and Maintenance)是OCP(Open Compute)定义的指导AI硬件加速模块和系统设计的标准,可以在服务器上实现更优的AI硬件加速模块的互联。OAM是一种基于PCIe接口的智能硬件,用于控制和管理计算机系统的运行和维护。
声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。
举报投诉
-
电路设计
+关注
关注
6568文章
2318浏览量
195618 -
接口
+关注
关注
33文章
7653浏览量
148568 -
PCIe
+关注
关注
13文章
1086浏览量
80905
发布评论请先 登录
相关推荐
常见USB接口形态有哪些 英特尔意欲重新规范USB4接口标识
10Gbps的速度。 常见USB接口形态 本以为USB3.1就是最乱的USB了,谁想到从USB3.2开始又再进一步,衍生出了USB3.2 Gen1(5Gbps)、USB 3.2 Gen 2(10Gbps
求教:使用TCP/IP协议的接口形式采集数据,如何获得外接设备的端口号
需要用PC机采集编码器的转角信号,接口形式是TCP/IP协议的网口形式,打算采用Labview的例子程序进行采集,只知道IP地址,但是不知道相应的端口号该怎样获取,还请大神们的指教
发表于 12-08 16:30
PCIE接口的REFCLK的如何设计?
我想用C6657的PCIE接口扩展一个WIFI.
C6657的PCIE需要一个LVDS的参考时钟(PCIECLKP, PCIECLKN), WIFI芯片的PCIE需要一个HCSL的参
发表于 06-21 18:45
采用FPGA实现PCIe接口设计
PCI Express是一种高性能互连协议,被广泛应用于网络适配、图形加速器、网络存储、大数据传输以及嵌入式系统等领域。文中介绍了PCIe的体系结构,以及利用Altera Cyclone IV GX
发表于 05-21 09:12
USB接口驱动的移植介绍
一、介绍目前5G网络比较火,这里介绍一款5g模组的驱动的移植,实现5G上网,目前有很多5G模组,比如移远、simcom、华为等等接口类型有u***和PCIE,这里先
发表于 12-20 07:32
今天分享 PCIE高速接口XILINX.ISE教程
开发板测试:1、 安装windrive 2、LED状态显示 3、测试读写 PCIE开发板介绍:1、原理图介绍 PCIE TLP协议介绍:1
发表于 02-14 09:50
各种类型的固态硬盘接口形态分类
BIOS和操作系统兼容:SSD上电加载后,主机BIOS开始自检,会作为第一层软件和SSD进行交互:第一步和SSD发生链接,SATA和PCIe走不同的底层链路链接,协商(negotiate)到正确的速度上(当然不同接口有上下兼容性问题),自此主机端和SSD连接成功.
发表于 05-24 07:18
•4969次阅读
未来或许将只有USB-C这一种USB接口形态了
前两点,都是马甲行为,换个名字而已,但最关键的是第三点,要实现USB 3.2 Gen2X2的最新协议,就必需要有Type-C接口的两个Tx/Rx首发通道(x2模式),而之前的A、B型接口是做不到的。这意味着,以后只有USB-C这一种USB
发表于 03-27 14:23
•822次阅读
音频常见的三种接口
TRS接口是我们日常生活中最常见的接口形态了,一般有3种尺寸,2.5mm/3.5mm/6.3mm三种,2.5mm在多年前的旧手机上还会出现,但是已经被3.5mm统一市场了。
评论