资料介绍
54LS173/DM74LS173A
TRI-STATEÉ 4-Bit D-Type Register
General Description
This four-bit register contains D-type flip-flops with totempole
TRI-STATEÉ outputs, capable of driving highly capacitive
or low-impedance loads. The high-impedance state and
increased high-logic-level drive provide these flip-flops with
the capability of driving the bus lines in a bus-organized system
without need for interface or pull-up components.
Gated enable inputs are provided for controlling the entry of
data into the flip-flops. When both data-enable inputs are
low, data at the D inputs are loaded into their respective flipflops
on the next positive transition of the buffered clock
input. Gate output control inputs are also provided. When
both are low, the normal logic states of the four outputs are
available for driving the loads or bus lines. The outputs are
disabled independently from the level of the clock by a high
logic level at either output control input. The outputs then
present a high impedance and neither load nor drive the bus
line. Detailed operation is given in the truth table.
To minimize the possibility that two outputs will attempt to
take a common bus to opposite logic levels, the output control
circuitry is designed so that the average output disable
times are shorter than the average output enable times.
Features
Y TRI-STATE outputs interface directly with system bus
Y Gated output control lines for enabling or disabling the
outputs
Y Fully independent clock eliminates restrictions for operating
in one of two modes:
Parallel load
Do nothing (hold)
Y For application as bus buffer registers
TRI-STATEÉ 4-Bit D-Type Register
General Description
This four-bit register contains D-type flip-flops with totempole
TRI-STATEÉ outputs, capable of driving highly capacitive
or low-impedance loads. The high-impedance state and
increased high-logic-level drive provide these flip-flops with
the capability of driving the bus lines in a bus-organized system
without need for interface or pull-up components.
Gated enable inputs are provided for controlling the entry of
data into the flip-flops. When both data-enable inputs are
low, data at the D inputs are loaded into their respective flipflops
on the next positive transition of the buffered clock
input. Gate output control inputs are also provided. When
both are low, the normal logic states of the four outputs are
available for driving the loads or bus lines. The outputs are
disabled independently from the level of the clock by a high
logic level at either output control input. The outputs then
present a high impedance and neither load nor drive the bus
line. Detailed operation is given in the truth table.
To minimize the possibility that two outputs will attempt to
take a common bus to opposite logic levels, the output control
circuitry is designed so that the average output disable
times are shorter than the average output enable times.
Features
Y TRI-STATE outputs interface directly with system bus
Y Gated output control lines for enabling or disabling the
outputs
Y Fully independent clock eliminates restrictions for operating
in one of two modes:
Parallel load
Do nothing (hold)
Y For application as bus buffer registers
下载该资料的人也在下载
下载该资料的人还在阅读
更多 >
- 74LS173高速的硅栅CMOS器件芯片学习参考手册 7次下载
- 74LS173英文手册 1次下载
- HD74LS151 datasheet 26次下载
- HD74LS03 ic datasheet 18次下载
- 74LS91/SN74LS91/SN5491 pdf dat 23次下载
- HD74LS95/HD74LS95B pdf datashe 21次下载
- 74LS651 pdf datasheet 10次下载
- 74LS688/74LS682/74LS684/74LS68 42次下载
- 74LS28 pdf datasheet 4次下载
- 74HC173 pdf datasheet 11次下载
- SN7402/SN54LS02/SN74LS02 pdf d 17次下载
- 74LS173中文资料pdf 53次下载
- 74ls10.pdf 23次下载
- 74ls175.pdf 37次下载
- 74ls00 pdf 91次下载
- 74ls161与74ls163有什么区别 5.5w次阅读
- 74ls174是D触发器吗?74ls174引脚图及功能表_逻辑图及特性 3.6w次阅读
- 74ls173中文资料汇总(74ls173引脚图及功能_逻辑图及特性) 1.6w次阅读
- 74ls160和74ls161区别 11.6w次阅读
- 74ls147和74ls148有什么区别 3.2w次阅读
- 74ls137中文资料_74ls137引脚图及功能表_特性参数 1.1w次阅读
- 74ls121中文资料汇总(74ls121引脚图_功能表及应用电路) 3.7w次阅读
- 一文看懂74LS112和74LS76的区别 7.1w次阅读
- 74ls74中文资料汇总(74ls74引脚图及功能_内部结构及应用电路) 58w次阅读
- 74ls04和74hc04有什么区别_74ls04/74hc04简介 2.5w次阅读
- 74ls245是什么_74ls245使用方法_74ls245的作用是什么 3.4w次阅读
- 74ls90和74ls290的区别是什么? 2.3w次阅读
- 74ls194引脚图及功能_74ls194功能表_74ls194应用电路 33.2w次阅读
- 用74ls138设计全加器 14.2w次阅读
- 74ls04与74ls08的区别_74ls04推挽电路原理分析 1.8w次阅读
下载排行
本周
- 1TC358743XBG评估板参考手册
- 1.36 MB | 330次下载 | 免费
- 2开关电源基础知识
- 5.73 MB | 11次下载 | 免费
- 3嵌入式linux-聊天程序设计
- 0.60 MB | 3次下载 | 免费
- 4DIY动手组装LED电子显示屏
- 0.98 MB | 3次下载 | 免费
- 5基于FPGA的C8051F单片机开发板设计
- 0.70 MB | 2次下载 | 免费
- 651单片机窗帘控制器仿真程序
- 1.93 MB | 2次下载 | 免费
- 751单片机PM2.5检测系统程序
- 0.83 MB | 2次下载 | 免费
- 8基于51单片机的RGB调色灯程序仿真
- 0.86 MB | 2次下载 | 免费
本月
- 1OrCAD10.5下载OrCAD10.5中文版软件
- 0.00 MB | 234315次下载 | 免费
- 2555集成电路应用800例(新编版)
- 0.00 MB | 33566次下载 | 免费
- 3接口电路图大全
- 未知 | 30323次下载 | 免费
- 4开关电源设计实例指南
- 未知 | 21549次下载 | 免费
- 5电气工程师手册免费下载(新编第二版pdf电子书)
- 0.00 MB | 15349次下载 | 免费
- 6数字电路基础pdf(下载)
- 未知 | 13750次下载 | 免费
- 7电子制作实例集锦 下载
- 未知 | 8113次下载 | 免费
- 8《LED驱动电路设计》 温德尔著
- 0.00 MB | 6656次下载 | 免费
总榜
- 1matlab软件下载入口
- 未知 | 935054次下载 | 免费
- 2protel99se软件下载(可英文版转中文版)
- 78.1 MB | 537798次下载 | 免费
- 3MATLAB 7.1 下载 (含软件介绍)
- 未知 | 420027次下载 | 免费
- 4OrCAD10.5下载OrCAD10.5中文版软件
- 0.00 MB | 234315次下载 | 免费
- 5Altium DXP2002下载入口
- 未知 | 233046次下载 | 免费
- 6电路仿真软件multisim 10.0免费下载
- 340992 | 191186次下载 | 免费
- 7十天学会AVR单片机与C语言视频教程 下载
- 158M | 183279次下载 | 免费
- 8proe5.0野火版下载(中文版免费下载)
- 未知 | 138040次下载 | 免费
评论
查看更多