资料介绍
Due to the ever decreasing feature size of silicon technology the complexity that can be integrated on a single chip has reached the system level. Soon, as much as 100 million transistors will be integrated on one ICs. We have truly entered the System-on-a-Chip (SoC) era. The existing design methodologies are insufficient for handling these designs, hence a growing design productivity gap develops: design productivity can not keep up with the design needs created by SoCs. Although these SoCs are primarily digital, they interface to the real world, which is analog. Analog building blocks thus become increasingly more important in a world
dominated by digital techniques. In this work, research into design automation for analog circuits has been carried out. Two complementary approaches have been investigated.
Firstly, an automatic analog synthesis system, AMGIE, has been built. The AMGIE
system is targeted towards the automatic synthesis from specifications down to layout of moderate-complexity analog circuits (device count lower than 100) that have a high reuse factor. It uses a performance-driven, hierarchical top-down refinement, bottom-up assembly design methodology. Two libraries are required for its operation: (1) a cell (topology) library containing a set of alternative implementation templates and (2) a technology library containing technology parameters. Five design tools automate the different design tasks. Topology
selection selects among the topologies in the library the most likely candidate using a sequence of three filters. The sizing and optimization tool determines the sizes and biasing of the selected schematic by using a (modified) equation-based optimization methodology. The derivation of the sizing plan has been automated using a setup environment supported by design tools. The layout tool LAYLA [Lam 99| uses a direct performance-driven macro-cell place & route methodology to generate the layout of the sized schematic. Verification steps after sizing and layout extraction verify the design. Potential design problems are dispatched
to the redesign wizard. The redesign wizard provides corrective design procedures to help the designer resolve the detected problem.
A comparison experiment between different sizing approaches indicates that the implemented modified equation-based optimization approach is the most appropriate when a high reuse factor is to be expected. A second experiment, the design of an OTA circuit by EE Master students, indicates that the AMGIE system creates a new breed of analog designers: system-level designers or less experienced analog designers that are capable of successfully designing moderate-complexity analog circuits in a few hours. The AMGIE system can however also handle more complex circuits, as has been demonstrated by the design, fabrication and measurement of an analog signal processing building block: a charge-sensitive amplifier– pulse-shaping amplifier combination.
The design automation approach used in the AMGIE approach, however, relies on accu
mulated design expertise under the form of a cell library which is reused by less experienced designers. Sometimes, the performance specifications of an analog block can not be obtained using existing analog design knowledge and techniques: these are high-challenge designs that require design creativity. In this case full automation is not possible, but the designer can still be supported. The systematic design methodology that is presented in this work is targeted towards the design of these high-performance analog blocks. It leaves room for analog design creativity: coming up with new ideas to solve hard design problems. The methodology steers this creativity to be productive, by linking every design choice that has to be made to the requested specifications. The design productivity is further increased by support through analog
CAD tools.
The Mondriaan tool presented in this work is such a tool. It automates the layout generation of the highly-regular analog blocks often found in high-speed converter architectures. It automates the back-end process of routing and technology mapping while giving the designer a more abstract view of the layout problem: a floorplan which determines the final position and connectivity of the cell array.
The presented systematic design methodology has then been applied to the design of highspeed current-steering D/A-converters. The first phase in the design flow is the specification phase. Using behavioral modeling and simulation the specification of the D/A-converter functionblock have been derived. The second phase in the design flow is the synthesis of the converter. A top-down refinement, bottom-up, mixed-signal design strategy has been adopted.
In the bottom-up path, Mondriaan was used to generate the layout of the analog modules, while a standard cell place & route tool was used to create the digital layout. In the last phase of the design a behavioral model is extracted that mimics the actual silicon part. This research has resulted in the first 14-bit accurate current-steering D/A-converter in CMOS technology that does not require trimming or tuning. This performance was obtained by creating the novel random walk switching scheme.
Both presented approaches increase analog design productivity. This is demonstrated in the text with design time reports for all the experiments that have been carried out.
- 模拟集成电路的基础知识及仿真技术 26次下载
- 模拟集成电路的分析与设计(第四版)pdf 0次下载
- CMOS模拟集成电路设计(第3版) 0次下载
- 带低压差稳压器的模拟集成电路设计 8次下载
- 分析与设计模拟集成电路 46次下载
- CMOS模拟集成电路设计与仿真(基本版) 0次下载
- 基于运算放大器和模拟集成电路的电路设计11章答案 31次下载
- 模拟集成电路设计与仿真电子版下载 0次下载
- 模拟集成电路设计 48次下载
- 模拟集成电路的分析与设计,模拟集成电路的基本原理和概念是是什么? 0次下载
- 集成电路计算机辅助设计 11次下载
- 模拟集成电路设计九个阶段 0次下载
- CMOS模拟集成电路的应用 1次下载
- 模拟集成电路基础与应用 0次下载
- 模拟集成电路原理与应用 212次下载
- 简单认识模拟集成电路 484次阅读
- 模拟集成电路及其构成 模拟集成电路设计过程 1252次阅读
- 模拟集成电路测试方法 932次阅读
- 浅谈集成电路封装的重要性 650次阅读
- 集成电路的分类 8871次阅读
- 芯片设计中数模混合集成电路的设计流程是怎么样的 1.5w次阅读
- 关于双极型集成模拟电路的介绍 2125次阅读
- 使用EDA设计射频模拟电路的一些知识点详细说明 5238次阅读
- 模拟集成电路的发展 4510次阅读
- 模拟集成电路的特点 3592次阅读
- 模拟集成电路的应用 6949次阅读
- 模拟集成电路设计指南 6637次阅读
- 集成电路是什么_集成电路封装_集成电路的主要原材料 2.7w次阅读
- 模拟集成电路设计的九个层次 6761次阅读
- 一个搞模拟集成电路设计的菜鸟之谈 3.9w次阅读
下载排行
本周
- 1电子电路原理第七版PDF电子教材免费下载
- 0.00 MB | 1490次下载 | 免费
- 2单片机典型实例介绍
- 18.19 MB | 92次下载 | 1 积分
- 3S7-200PLC编程实例详细资料
- 1.17 MB | 27次下载 | 1 积分
- 4笔记本电脑主板的元件识别和讲解说明
- 4.28 MB | 18次下载 | 4 积分
- 5开关电源原理及各功能电路详解
- 0.38 MB | 10次下载 | 免费
- 6基于AT89C2051/4051单片机编程器的实验
- 0.11 MB | 4次下载 | 免费
- 7蓝牙设备在嵌入式领域的广泛应用
- 0.63 MB | 3次下载 | 免费
- 89天练会电子电路识图
- 5.91 MB | 3次下载 | 免费
本月
- 1OrCAD10.5下载OrCAD10.5中文版软件
- 0.00 MB | 234313次下载 | 免费
- 2PADS 9.0 2009最新版 -下载
- 0.00 MB | 66304次下载 | 免费
- 3protel99下载protel99软件下载(中文版)
- 0.00 MB | 51209次下载 | 免费
- 4LabView 8.0 专业版下载 (3CD完整版)
- 0.00 MB | 51043次下载 | 免费
- 5555集成电路应用800例(新编版)
- 0.00 MB | 33562次下载 | 免费
- 6接口电路图大全
- 未知 | 30320次下载 | 免费
- 7Multisim 10下载Multisim 10 中文版
- 0.00 MB | 28588次下载 | 免费
- 8开关电源设计实例指南
- 未知 | 21539次下载 | 免费
总榜
- 1matlab软件下载入口
- 未知 | 935053次下载 | 免费
- 2protel99se软件下载(可英文版转中文版)
- 78.1 MB | 537791次下载 | 免费
- 3MATLAB 7.1 下载 (含软件介绍)
- 未知 | 420026次下载 | 免费
- 4OrCAD10.5下载OrCAD10.5中文版软件
- 0.00 MB | 234313次下载 | 免费
- 5Altium DXP2002下载入口
- 未知 | 233045次下载 | 免费
- 6电路仿真软件multisim 10.0免费下载
- 340992 | 191183次下载 | 免费
- 7十天学会AVR单片机与C语言视频教程 下载
- 158M | 183277次下载 | 免费
- 8proe5.0野火版下载(中文版免费下载)
- 未知 | 138039次下载 | 免费
评论
查看更多