|
|
| 软件名称 |
SLGU877 pdf datasheet (1.8V PLL Clock Driver for DDR2) |
| 运行环境 |
Win9X/Win2000/WinXP/Win2003/ |
|
| 整理时间 |
2008-8-6 13:31:18 |
| 软件星级 |
 |
| 软件语言 |
简体中文 |
| 软件类型 |
国产软件 |
| 授权方式 |
共享软件 |
| 软件大小 |
444 KB |
| 相关连接 |
csb23@126.com 官方主页 没有预览图片
[收 藏] |
| 下载统计 |
|
| 解压密码 |
www.elecfans.com |
|
 软件简介 |
The SLGU877 is a PLL based zero delay buffer designed for 1.7V to 1.9V VDD operating range. The differential
clock input pair (CLK/ CLK) is distributed to 10 differential output pairs (Y[0:9]/ Y[0:9]) and one differential
feedback pair (FBOUT/ FBOUT). All output pairs are controlled by: (CLK/ CLK) inputs, (FBIN/
FBIN) inputs, OS,OE inputs, and analog VDD supply pin (AVDD).
OS input is a program pin that must be tied to GND or VDD. With OS= high and OE driven low, all outputs
except for (FBOUT/ FBOUT) are disabled to low (LZ).
With OS= low and OE driven low, all outputs except for (Y7/ Y7, FBOUT/ FBOUT) are disabled to low (LZ).
It leaves (Y7/ Y7) free running in addition to (FBOUT/ FBOUT).
Setting both CLK and CLK to logic low is used to put the device in a low power state. The PLL is turned
off, input receivers disabled, and all clock outputs are disabled to low (LZ). The PLL, inputs, and outputs
will power-on again after (CLK/ CLK) inputs have re-started as a differential signal. For power-on, it is necessary
to wait the stabilization time (TL) for the PLL to achieve lock of the feedback input pair (FBIN/ FBIN)
to the clock input pair (CLK/ CLK).
When the AVDD pin is grounded, (CLK/ CLK) bypasses the PLL, and is presented to the output pairs. This
mode is intended for testing purposes.The CLK/CLK inputs should be activated after VDDQ/AVDD power.
The SLGU877 is optimized for minimum timing skews and tracks spread spectrum input clocking for EMI
reduction.
|
| ∷软件评论∷ （评论内容只代表网友观点，与本站立场无关！）
更多评论... |
|
|
| ∷下载说明∷ |
* 为了达到最快的下载速度，推荐使用[网际快车]下载本站软件。
* 请一定升级到最新版[WinRAR3.5]才能正常解压本站提供的软件!
* 如果您发现该软件不能下载，请点击报告错误谢谢！
* 站内提供的所有软件包含破解及注册码均是由网上搜集，若侵犯了你的版权利益，敬请来信通知我们! |
|
