资料介绍
Chapter 1: Introduction to SystemVerilog
Chapter 2: SystemVerilog Declaration Spaces
Example 2-1: A package definition ...9
Example 2-2: Explicit package references using the :: scope resolution operator .10
Example 2-3: Importing specific package items into a module 11
Example 2-4: Using a package wildcard import 13
Example 2-5: External declarations in the compilation-unit scope (not synthesizable) 15
Example 2-6: Package with conditional compilation (file name: definitions.pkg) 21
Example 2-7: A design file that includes the conditionally-compiled package file 23
Example 2-8: A testbench file that includes the conditionally-compiled package file .23
Example 2-9: Mixed declarations of time units and precision (not synthesizable) 34
Chapter 3: SystemVerilog Literal Values and Built-in Data Types
Example 3-1: Relaxed usage of variables 53
Example 3-2: Illegal use of variables ..54
Example 3-3: Applying reset at simulation time zero with 2-state types 65
Chapter 4: SystemVerilog User-Defined and Enumerated Types
Example 4-1: Directly referencing typedef definitions from a package ..77
Example 4-2: Importing package typedef definitions into $unit ...78
Example 4-3: State machine modeled with Verilog ‘define and parameter constants 79
Example 4-4: State machine modeled with enumerated types .81
Example 4-5: Using special methods to iterate through enumerated type lists ..91
Example 4-6: Printing enumerated types by value and by name ...92
Chapter 5: SystemVerilog Arrays, Structures and Unions
Example 5-1: Using structures and unions ..112
Example 5-2: Using arrays of structures to model an instruction register ..129
Chapter 6: SystemVerilog Procedural Blocks, Tasks and Functions
Example 6-1: A state machine modeled with always procedural blocks 145
Example 6-2: A state machine modeled with always_comb procedural blocks ...147
Example 6-3: Latched input pulse using an always_latch procedural block 151
Chapter 7: SystemVerilog Procedural Statements
Example 7-1: Using SystemVerilog assignment operators 175
Example 7-2: Code snippet with unnamed nested begin...end blocks ...192
Example 7-3: Code snippet with named begin and named end blocks ..193
Chapter 8: Modeling Finite State Machines with SystemVerilog
Example 8-1: A finite state machine modeled with enumerated types (poor style) ..208
Example 8-2: Specifying one-hot encoding with enumerated types .210
Example 8-3: One-hot encoding with reversed case statement style .212
Example 8-4: Code snippet with illegal assignments to enumerated types 216
Chapter 9: SystemVerilog Design Hierarchy
Example 9-1: Nested module declarations ..228
Example 9-2: Hierarchy trees with nested modules 231
Example 9-3: Simple netlist using Verilog’s named port connections ..235
Example 9-4: Simple netlist using SystemVerilog’s .name port connections 239
Example 9-5: Simple netlist using SystemVerilog’s .* port connections .243
Example 9-6: Netlist using SystemVerilog’s .* port connections without aliases ..248
Example 9-7: Netlist using SystemVerilog’s .* connections along with net aliases .249
Example 9-8: Passing structures and arrays through module ports ...252
Example 9-9: Passing a reference to an array through a module ref port ...255
Example 9-10: Polymorphic adder using parameterized variable types ..261
Chapter 10: SystemVerilog Interfaces
Example 10-1: Verilog module interconnections for a simple design .264
Example 10-2: SystemVerilog module interconnections using interfaces ...270
Example 10-3: The interface definition for main_bus, with external inputs ..274
Example 10-4: Using interfaces with .* connections to simplify complex netlists ..275
Example 10-5: Referencing signals within an interface .280
Example 10-6: Selecting which modport to use at the module instance .283
Example 10-7: Selecting which modport to use at the module definition 284
Example 10-8: A simple design using an interface with modports .287
Example 10-9: Using modports to select alternate methods within an interface 291
Example 10-10:Exporting a function from a module through an interface modport ...294
Example 10-11:Exporting a function from a module into an interface 294
Example 10-12:Using parameters in an interface ...297
Chapter 11: A Complete Design Modeled with SystemVerilog
Example 11-1: Utopia ATM interface, modeled as a SystemVerilog interface .306
Example 11-2: Cell rewriting and forwarding configuration ...307
Example 11-3: ATM squat top-level module 309
Example 11-4: Utopia ATM receiver ..315
Example 11-5: Utopia ATM transmitter ..318
Example 11-6: UtopiaMethod interface for encapsulating test methods .321
Example 11-7: CPUMethod interface for encapsulating test methods 322
Example 11-8: Utopia ATM testbench 323
Chapter 12: Behavioral and Transaction Level Modeling
Example 12-1: Simple memory subsystem with read and write tasks 333
Example 12-2: Two memory subsystems connected by an interface ..335
Example 12-3: TLM model with bus arbitration using semaphores ...338
Example 12-4: Adapter modeled as a module ...341
Example 12-5: Simplified Intel Multibus with multiple masters and slaves 342
Example 12-6: Simple Multibus TLM example with master adapter as a module 343
Example 12-7: Simple Multibus TLM example with master adapter as an interface .348
Chapter 2: SystemVerilog Declaration Spaces
Example 2-1: A package definition ...9
Example 2-2: Explicit package references using the :: scope resolution operator .10
Example 2-3: Importing specific package items into a module 11
Example 2-4: Using a package wildcard import 13
Example 2-5: External declarations in the compilation-unit scope (not synthesizable) 15
Example 2-6: Package with conditional compilation (file name: definitions.pkg) 21
Example 2-7: A design file that includes the conditionally-compiled package file 23
Example 2-8: A testbench file that includes the conditionally-compiled package file .23
Example 2-9: Mixed declarations of time units and precision (not synthesizable) 34
Chapter 3: SystemVerilog Literal Values and Built-in Data Types
Example 3-1: Relaxed usage of variables 53
Example 3-2: Illegal use of variables ..54
Example 3-3: Applying reset at simulation time zero with 2-state types 65
Chapter 4: SystemVerilog User-Defined and Enumerated Types
Example 4-1: Directly referencing typedef definitions from a package ..77
Example 4-2: Importing package typedef definitions into $unit ...78
Example 4-3: State machine modeled with Verilog ‘define and parameter constants 79
Example 4-4: State machine modeled with enumerated types .81
Example 4-5: Using special methods to iterate through enumerated type lists ..91
Example 4-6: Printing enumerated types by value and by name ...92
Chapter 5: SystemVerilog Arrays, Structures and Unions
Example 5-1: Using structures and unions ..112
Example 5-2: Using arrays of structures to model an instruction register ..129
Chapter 6: SystemVerilog Procedural Blocks, Tasks and Functions
Example 6-1: A state machine modeled with always procedural blocks 145
Example 6-2: A state machine modeled with always_comb procedural blocks ...147
Example 6-3: Latched input pulse using an always_latch procedural block 151
Chapter 7: SystemVerilog Procedural Statements
Example 7-1: Using SystemVerilog assignment operators 175
Example 7-2: Code snippet with unnamed nested begin...end blocks ...192
Example 7-3: Code snippet with named begin and named end blocks ..193
Chapter 8: Modeling Finite State Machines with SystemVerilog
Example 8-1: A finite state machine modeled with enumerated types (poor style) ..208
Example 8-2: Specifying one-hot encoding with enumerated types .210
Example 8-3: One-hot encoding with reversed case statement style .212
Example 8-4: Code snippet with illegal assignments to enumerated types 216
Chapter 9: SystemVerilog Design Hierarchy
Example 9-1: Nested module declarations ..228
Example 9-2: Hierarchy trees with nested modules 231
Example 9-3: Simple netlist using Verilog’s named port connections ..235
Example 9-4: Simple netlist using SystemVerilog’s .name port connections 239
Example 9-5: Simple netlist using SystemVerilog’s .* port connections .243
Example 9-6: Netlist using SystemVerilog’s .* port connections without aliases ..248
Example 9-7: Netlist using SystemVerilog’s .* connections along with net aliases .249
Example 9-8: Passing structures and arrays through module ports ...252
Example 9-9: Passing a reference to an array through a module ref port ...255
Example 9-10: Polymorphic adder using parameterized variable types ..261
Chapter 10: SystemVerilog Interfaces
Example 10-1: Verilog module interconnections for a simple design .264
Example 10-2: SystemVerilog module interconnections using interfaces ...270
Example 10-3: The interface definition for main_bus, with external inputs ..274
Example 10-4: Using interfaces with .* connections to simplify complex netlists ..275
Example 10-5: Referencing signals within an interface .280
Example 10-6: Selecting which modport to use at the module instance .283
Example 10-7: Selecting which modport to use at the module definition 284
Example 10-8: A simple design using an interface with modports .287
Example 10-9: Using modports to select alternate methods within an interface 291
Example 10-10:Exporting a function from a module through an interface modport ...294
Example 10-11:Exporting a function from a module into an interface 294
Example 10-12:Using parameters in an interface ...297
Chapter 11: A Complete Design Modeled with SystemVerilog
Example 11-1: Utopia ATM interface, modeled as a SystemVerilog interface .306
Example 11-2: Cell rewriting and forwarding configuration ...307
Example 11-3: ATM squat top-level module 309
Example 11-4: Utopia ATM receiver ..315
Example 11-5: Utopia ATM transmitter ..318
Example 11-6: UtopiaMethod interface for encapsulating test methods .321
Example 11-7: CPUMethod interface for encapsulating test methods 322
Example 11-8: Utopia ATM testbench 323
Chapter 12: Behavioral and Transaction Level Modeling
Example 12-1: Simple memory subsystem with read and write tasks 333
Example 12-2: Two memory subsystems connected by an interface ..335
Example 12-3: TLM model with bus arbitration using semaphores ...338
Example 12-4: Adapter modeled as a module ...341
Example 12-5: Simplified Intel Multibus with multiple masters and slaves 342
Example 12-6: Simple Multibus TLM example with master adapter as a module 343
Example 12-7: Simple Multibus TLM example with master adapter as an interface .348
下载该资料的人也在下载
下载该资料的人还在阅读
更多 >
- SystemVerilog3.1a语言参考手册 2次下载
- IEEE SystemVerilog标准:统一的硬件设计规范和验证语言 0次下载
- 利用Systemverilog+UVM搭建soc验证环境 5次下载
- Python教材之《The Design of Everyday Things》英文原版 0次下载
- SystemVerilog的正式验证和混合验证 23次下载
- 基于SystemVerilog的I2C总线模块验证 27次下载
- SystemVerilog断言及其应用 0次下载
- 基于SystemVerilog语言的验证方法学介绍 52次下载
- 如何采用SystemVerilog来改善基于FPGA的ASI 10次下载
- 基于事件结构的SystemVerilog指称语义 12次下载
- Synthesizable Finite State Mac 13次下载
- SystemVerilog 3.1a Language Re 39次下载
- SystemVerilog的断言手册 20次下载
- SystemVerilog Assertion Handbo 188次下载
- ALLEGRO DESIGN WORKBENCH 0次下载
- 分享一些SystemVerilog的coding guideline 272次阅读
- systemverilog:logic比reg更有优势 327次阅读
- SystemVerilog在硬件设计部分有哪些优势 342次阅读
- SystemVerilog的随机约束方法 397次阅读
- SystemVerilog中的Semaphores 2348次阅读
- SystemVerilog语言中的Upcasting和Downcasting概念解析 927次阅读
- SystemVerilog中的Shallow Copy 525次阅读
- 怎样去使用SystemVerilog中的Static方法呢 572次阅读
- Systemverilog中的union 576次阅读
- SystemVerilog中的struct 1856次阅读
- SystemVerilog中的package 863次阅读
- SystemVerilog中的操作方法 1762次阅读
- SystemVerilog中$cast的应用 1963次阅读
- Systemverilog event的示例 1030次阅读
- SystemVerilog中枚举类型的使用建议 1060次阅读
下载排行
本周
- 1东芝BiCD集成电路硅单片TB67S109AFNAG数据手册
- 1.93 MB | 5次下载 | 免费
- 2SP3060A/30120A/30160A/30320A/30520A系列数字合成扫频仪使用说明书
- 4.16 MB | 3次下载 | 1 积分
- 3具有双通道 DC-DC转换器、由串行接口控制的9通道电机驱动器TPIC2010数据表
- 1.15MB | 2次下载 | 免费
- 4USB Type-C PD快充协议智能触发芯片FS312B数据手册
- 0.75 MB | 1次下载 | 免费
- 5USB Type_C PD快充协议智能触发芯片FS8025B数据手册
- 1.29 MB | 1次下载 | 免费
- 6触摸按键PCB 设计要点V01
- 1.42 MB | 1次下载 | 免费
- 75V升压充电两串锂电池充电管理IC FS4058数据手册
- 2.98 MB | 次下载 | 免费
- 8真关断同步升压IC FS2009数据手册
- 2.08 MB | 次下载 | 免费
本月
- 1DCDC原理详解
- 0.98 MB | 65次下载 | 免费
- 2allegro快速入门教程
- 1.98 MB | 36次下载 | 免费
- 3FU-7(807)胆机原理图
- 11.93 MB | 25次下载 | 1 积分
- 4用于汽车应用的高压电源管理IC TPS65311-Q1数据表
- 1.05MB | 22次下载 | 免费
- 5电子元件基础知识介绍
- 8.76 MB | 15次下载 | 2 积分
- 6华为海思Ascend 310芯片的资料说明
- 0.12 MB | 10次下载 | 10 积分
- 7GD32F10x系列MCU用户手册
- 11.5MB | 9次下载 | 免费
- 86A 输出电流同步降压稳压器TPS65286数据表
- 2.05MB | 6次下载 | 免费
总榜
- 1matlab软件下载入口
- 未知 | 935083次下载 | 免费
- 2开源硬件-PMP21529.1-4 开关降压/升压双向直流/直流转换器 PCB layout 设计
- 1.48MB | 420045次下载 | 免费
- 3Altium DXP2002下载入口
- 未知 | 233067次下载 | 免费
- 4电路仿真软件multisim 10.0免费下载
- 340992 | 191308次下载 | 免费
- 5十天学会AVR单片机与C语言视频教程 下载
- 158M | 183308次下载 | 免费
- 6labview8.5下载
- 未知 | 81567次下载 | 免费
- 7Keil工具MDK-Arm免费下载
- 0.02 MB | 73785次下载 | 免费
- 8NI LabVIEW中实现3D视觉的工具和技术
- 未知 | 70088次下载 | 免费
评论
查看更多