0
  • 聊天消息
  • 系统消息
  • 评论与回复
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心

完善资料让更多小伙伴认识你,还能领取20积分哦,立即完善>

3天内不再提示

AD9213 12-Bit, 10.25 GSPS, JESD204B RF Analog-to-Digital Converter

数据:

优势和特点

  • High instantaneous dynamic range
    • Noise spectral density 154dBFS/Hz
    • SFDR 68dBc (1GHz, −1dBFS)
  • Low power consumption: 5.1W at 10Gsps
  • Integrated Input Buffer (6.5GHz input bandwidth)
    • 1.4V p-p full-scale input with RIN=50 Ω
    • Overvoltage protection
  • 16-lane JESD204B output (up to 16 Gbps line rate)
  • Multichip sync capable with 1 sample accuracy
    • DDC NCO synchronization included
  • Fast overrange detection for efficient AGC
  • Integrated DDC
    • Selectable decimation factors
    • 16-profile settings for fast frequency hopping
  • Optional on-chip PLL clock multiplier
  • On-chip temperature sensor
  • On-chip negative voltage generators
  • Low CER <1e−16
  • 12 mm × 12 mm BGA

产品详情

The AD9213 is a single 12-bit, 10.25 GSPS, RF analog-to-digital converter (ADC) with a 6.5 GHz input bandwidth. The AD9213 has been optimized to support high dynamic range frequency and time domain applications requiring wide instantaneous bandwidth and low code error rates (CER). The AD9213 features a 16-lane JESD204B interface to support its maximum bandwidth capability.

The AD9213 achieves industry leading dynamic range and linearity performance while consuming only 5 W. Based on an interleaved pipeline architecture, the AD9213 features a proprietary calibration and randomization technique that suppresses interleaving spurious artifacts into its noise floor. The excellent linearity performance of the AD9213 under low level signal conditions is preserved by a combination of on-chip dithering and calibration resulting in excellent windowed spurious free performance (<−95 dBFS) over a wide range of input signal conditions.

Applications requiring less instantaneous bandwidth can benefit from the on-chip digital signal processing (DSP) capability of the AD9213 that reduces the output data rate along with the number of JESD204b lanes required to support it. The DSP path includes a digital downconverter (DDC) with a 48-bit, numerically controlled oscillator (NCO) followed by an I and Q digital decimator stage allowing for selectable decimation rates that are factors of two or three. For fast frequency hopping applications, the AD9213 NCO supports up to 16-profile settings with separate trigger input allowing for wide surveillance frequency coverage but at a reduced JESD204B lane count.

The AD9213 also supports sample accurate multichip synchronization that also includes synchronization of the NCOs. The AD9213 will be offered in a 192 flip-chip ball grid array (FcBGA) package. The AD9213 is specified over a junction temperature range of −10°C to +115°C.

Applications

  • Spectrum analyzers
  • Military communications
  • Radar
  • High performance digital storage oscilloscopes
  • Active jamming/antijamming
  • Electronic surveillance and countermeasures
  • DPD observation path

方框图



技术文档

数据手册(1)
元器件购买 AD9213 相关库存