电子发烧友App

硬声App

0
  • 聊天消息
  • 系统消息
  • 评论与回复
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心

完善资料让更多小伙伴认识你,还能领取20积分哦,立即完善>

3天内不再提示

电子发烧友网>测量仪表>设计测试>什么是jitter,jitter是什么意思?

什么是jitter,jitter是什么意思?

收藏

声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉

评论

查看更多

相关推荐

jitter的关键术语和参数

时钟电路是芯片中最基础的电路,时钟电路性能的好坏关乎SoC中所有电路能否达到预期目标,例如:计算核(CPU/GPU/NPU)的主频,DDR的带宽,高速接口(PCIE)的带宽等。
2022-10-12 15:08:474746

20位1 MSPS隔离模拟输入数据采集参考设计包括BOM及组装图

For signals requiring low jitter, such as ADC sampling clocks, TI’s ISO73xx family of low jitter devices
2018-10-11 15:18:30

71501C抖动分析系统产品概述

The Keysight 71501C jitter analysis system is designed to help you do a thorough jitter charcterization of your device.
2019-05-15 15:50:52

71501D抖动分析系统用户指南

There are also tutorials for the three main jitter analysis measurements: jitter transfer, jitter tolerance, jitter generation and output jitter.
2019-08-13 09:31:10

81250 ParBERT测量软件频谱抖动测量编程参考

This document describes the functions, properties and methods for controlling the Spectral Jitter measurment from a remote application
2019-08-02 11:18:17

Jitter, Noise, and Signal Integrity at High-Speed

Jitter, Noise, and Signal Integrity at High-Speed-Mike PengLi
2015-10-26 15:03:11

AD1974往上调整MCLK/XI的频率到一定程度时,MCLKO/XO就会量测到Jitter非常大的讯号是为什么?

ADC 控制控制2:0x48 但从MCLKO/XO却量测到153kHz输出,并且I2S讯号也未输出,SPI已确定能够正常读写。 我试着往上调整MCLK/XI的频率到一定程度时,MCLKO/XO就会量测到Jitter非常大的讯号。 请问是否在电路上有什么地方需要注意? 或是寄存器设定要如何修改? 谢谢您。
2023-11-30 06:18:18

ADC采样可以从I/O线中获得多少抖动

source from FPGA, exactly how much jitter can we expect from the I/O lines. This is very critical
2019-05-17 14:04:07

ATM环境中的抖动容限测试产品说明

This product note discusses the nature of Jitter tolerance problems and describes a method
2019-03-27 13:56:20

DSO80204B怎么测量振荡器的抖动

吗? 以上来自于谷歌翻译 以下为原文Hi I have a DSO80204B 40Gsa/s Infiniium and want to measure jitter of an oscillator.
2019-03-01 15:07:22

Infiniium 80000B系列示波器和InfiniiMax探测系统

floor, lowest jitter measurement floor, lowest trigger jitter and flattest
2019-10-31 12:20:33

Infiniium DSO80000B系列示波器和InfiniiMax系列探头

include the industrys lowest noise floor, lowest jitter measurement floor, lowest trigger jitter and flattest frequency response.
2019-10-24 07:04:53

L6206Q过度抖动

the L6206Q using the EVAL6206Q board. The output of the chip exhibits excessive jitter. Is this a regular
2019-03-19 08:00:50

OmniBER 718A选件210数据表概述

Features specific information on jitter intrinsic performance.
2019-07-11 08:31:00

PLL jitter 对建立时间和保持时间有什么样的影响?哪位大神给解答下

PLL jitter 对建立时间和保持时间有什么样的影响?哪位大神给解答下
2015-10-30 11:16:30

Spartan 6级联DCM / PLL的视频时钟抖动性能是多少?

The Clock Wizard reports the individual jitter for each DCM/PLL as DCM0 - 213 ps, DCM1 - 221 ps, PLL0
2019-07-23 14:02:15

USB音频有噪音怎么解决

的,于是这里就有了数字信号防干扰的需求。 另外,USB的同步和异步传输。USB 音频使用同步传输的时候确实是跟Jitter相关的,因为USB协议会发送一个SOF(起始帧)同步每个采样包,而接受端(比如
2016-09-27 17:16:28

iFi 新品USB净化器iSilencer3.0上市!

和异步传输。USB 音频使用同步传输的时候确实是跟Jitter相关的,因为USB协议会发送一个SOF(起始帧)同步每个采样包,而接受端(比如USB DAC芯片)需要根据这个起始帧来同步,也就是说传输
2016-12-05 10:46:10

使用81134A和54855A进行受激抖动测量演示

Demo Setup for Stimulated Jitter Measurement with 81134A and 54855A
2019-07-11 08:21:45

使用81134A脉冲码型发生器和54855A Infiniium Scope生成测量抖动

Describes how to generate and measure jitter with the 81133/34A and 54855A
2019-08-07 14:26:25

使用BER浴缸抖动软件描述

error performance analyzers to determine Random Jitter, Deterministic Jitter, and Total Jitter.
2019-07-19 15:05:39

使用EZ-JIT进行抖动分析演示视频

See how the time correlation of jitter to the real-time signal makes it easy to trace jitter components to their sources (21:30)
2019-09-24 17:15:00

光纤技术月度技术奖

jitter generation capabilities for jitter-tolerance testing (J-BERT) of serial gigabit devices up to 12.5 Gb/s.
2019-09-24 12:18:45

利用时钟抖动分析降低串行数据应用中的BER

This Application Note emphasizes on the emerging techniques for reference clock jitter analysis
2019-10-14 09:08:46

各种抖动分析技术比较分析概述

This white paper describes how various jitter analysis techniques give dissimilar results.Which
2019-10-08 06:54:43

在EZJIT Plus软件中选择RJ带宽

Separating jitter into its random and deterministic components (called “RJ/DJ separation”) is a
2019-09-30 07:23:58

在spartan-6 GTP中RXRECCLK的抖动是多少

为原文hi,I wonder how much is the jitter of RXRECCLK in spartan-6 GTPs. is there any document describe
2019-07-01 13:31:36

如何计算输出时钟的DISCRETE JITTER

大家好如果I0和I1都连接到BUFGCTRL,如何计算输出时钟的DISCRETE JITTER?我得到335ns DJ,而源时钟有80ps P-P JITTER。以上来自于谷歌翻译以下为原文Hi
2019-03-22 09:30:34

快速总抖动测试方式比较

This application note compares different total jitter measurement and extrapolation techniques to the Fast Total Jitter Measurement
2019-09-25 16:22:41

抖动和噪声的影响

As data rates increase, the effects of jitter and noise become critical. The relationship between
2019-09-29 08:02:51

抖动基础:Keysight 81250 ParBERT抖动注入和分析功能

Explains the fundamentals of Jitter, the various components, challenges, and the capabilites for the ParBERT 81250.
2019-08-08 09:01:52

抖动基础:使用Keysight ParBERT 81250进行抖动容限测试应用笔记

This applicaiton note describes gain fast and efficient insight into the operation and performance of CDR, clock system and jitter tolerance.
2019-08-21 09:24:16

抖动的知识及测量方法

抖动的知识及测量方法在数字通信系统,特别是同步系统中,随着系统时钟频率的不断提高,时间抖动成为影响通信质量的关键因素。本文介绍了时间抖动(jitter)的概念及其分析方法。关键字:时间抖动
2008-11-27 08:28:56

掌握串行千兆位设计中的抖动手册

Mastering Jitter in Serial Gigabit Designs
2019-10-09 10:24:14

根据ITU-T抖动容限建议自动验证网络设备

As jitter is present in all telecommunications networks to some degree, network elements (NEs) must
2019-02-18 15:14:29

求CycloneIV内置PLL和Spartan 6内置DCM的jitter值.

求CycloneIV内置PLL和Spartan 6内置DCM的jitter值.OSC 50MHZ普通有源晶振输入.求个大概值。是1ps、10ps还是100ps级的?驱动两片250MHZ的8位ADC做
2014-02-11 21:52:34

求大佬解答关于32Kcrystal oscillator做噪声仿真的时候疑问

的 phase noise ? 2,我们一般对crystal osc 说的 jitter 指标是不是应该是JCC 或者JCC-K ,因为它没有外加基准参考频率,看JC JC-K 没意义 ? 如果是JCC-K
2021-06-24 07:25:23

用于Infiniium示波器的EZJIT抖动分析软件技术资料

EZJIT jitter analysis software from Keysight, combined with Infiniium Series oscilloscopes, provide
2018-10-09 15:27:49

直方图简化随机抖动分析

The Keysight 53310A's fast histograms make it easy to get complete view of clock jitter. The shape
2019-04-18 16:38:14

科天健:普及机器视觉,每日一帖(第10帖)

一般翻译为时基误差, 成因并非影像波型资料本身的错误,而是时间部分出错了, 其错误的时间差即称之为Jitter, Jitter 造成振幅没有在准确的时间呈现出来使得影像波型扭曲, 而影像可能会因此而
2015-11-12 14:48:41

请教一下hspice的激励源里怎么增加jitter

请教一下hspice的激励源里怎么增加jitter
2014-09-15 09:06:26

请教减小AD9518_1的jitter改进方法

如下的改进:REF1 和REF2被屏蔽掉,由内部VCO直接生成输出时钟,即out0-out3为156.25M,out4-ou5均为25M。请问这样改进芯片是否支持?jitter会不会有所降低?如果可以的话,请给出寄存器配置.
2018-12-25 14:16:11

请问AD9257的占空比稳定器和时钟JITTER有什么关系?

因为有占空比稳定器,转换器对时钟输入的占空比不敏感,但是对时钟jitter却很敏感,为什么?
2018-10-12 09:08:47

请问GUI的输入抖动值是否有问题?

estimate for the output jitter of a PLL in S6.The datasheet says to reference the wizard.Here's our
2019-06-14 08:31:44

请问I2S的独立的时钟是对应的SCK信号吗?

TI工程师你好,前端的其他芯片把I2S给到PCM1794的iIS信号,( LRCK,DATA,BCK,SCK,),经常看到有人说JITTERJITTER超过10PS影响音质啥的.1.然后说外加独立
2019-08-19 08:50:51

请问PLL jitter的区别是什么

There are four kinds of PLL jitter:1.period jitter2.short term jitter3.long term
2021-06-24 06:48:21

请问一下phasenoise能整个pll跑完再计算jitter吗?

看了hspice的demo里用.sn命令跑的,然后有个phasenoise计算jitter啥的看着都是模块的。这个能整个pll跑完再计算jitter吗?还是也得分开跑再按照传输函数噪声拟合?
2021-06-25 07:17:07

输入抖动与收紧周期约束有什么不同?

嗨,将input_jitter值与周期约束一起使用而不是仅仅收紧周期有什么不同?防爆。输入抖动:+/- 100 ps周期:10 ns约束1和2是等价的吗?1)TIMESPEC TS_clk
2019-03-18 06:28:58

通过实时抖动分析查找抖动源应用笔记

This application note describes how to use a real-time oscilloscope with jitter analysis, along
2019-08-07 14:33:56

高速I/O连接和总线中的抖动表征和测试的完整解决方案

Complete solutions for characterization and test of jitter in high-speed digital transmission systems, high-speed I/O connections, and buses.
2019-11-06 09:33:45

高速时的抖动,噪声和信号完整性Jitter, Noise, and Signal Integrity at High-Speed

Information Theory Computer Science Mike Peng Li Prentice Hall Jitter, Noise, and Signal Integrity
2019-02-15 11:53:51

MAX3671 pdf datasheet (Low-Jit

The MAX3671 is a low-jitter frequency synthesizer that accepts two reference clock inputs
2009-02-08 18:59:4213

MAX3673 pdf datasheet (Low-Jit

The MAX3673 is a low-jitter frequency synthesizer that accepts two reference clock inputs
2009-02-11 18:02:1021

循环过滤器配置为MAX3670低抖动PLL频率参考时钟发生器

Abstract: The MAX3670 low-jitter clock generator is a monolithic phase-locked loop (PLL) that uses
2009-04-22 11:23:1320

ADN2807,pdf datasheet (with In

and data recovery at rates of OC-3, OC-12, and 15/14 FEC. All SONET jitter requirements are met, including jitter transfer, jitter generation, and
2009-09-15 08:31:2115

ADN2819,pdf datasheet (Recover

and data recovery at rates of OC-3, OC-12, OC-48, Gigabit Ethernet, and 15/14 FEC rates. All SONET jitter requirements are met, including jitter tr
2009-09-15 09:01:5521

AD9512,pdf datasheet (Five Out

The AD9512 provides a multi-output clock distribution in a design that emphasizes low jitter
2009-09-15 09:32:3618

AD9513,pdf datasheet (Three Ou

The AD9513 features a three-output clock distribution IC in a design that emphasizes low jitter
2009-09-15 09:34:1615

AD9514,pdf datasheet (Three Ou

The AD9514 features a multi-output clock distribution IC in a design that emphasizes low jitter
2009-09-15 09:35:5313

AD9515,pdf datasheet (Delay Ad

The AD9515 features a two-output clock distribution IC in a design that emphasizes low jitter
2009-09-15 09:37:3417

SCAN90CP02,pdf datasheet (1.5

pinout minimizeinternal device jitter, while configurable 0/25/50/100%pre-emphasis overcomes external ISI jitter effects of lossy
2009-10-12 15:26:515

DS15MB200,pdf datasheet (Dual

and flow-through pinoutminimize internal device jitter and simplify board layout,while pre-emphasis overcomes ISI jitter effects f
2009-10-12 15:32:0017

SCAN15MB200,pdf datasheet (Dua

and flow-throughpinout minimize internal device jitter and simplify board layout,while pre-emphasis overcomes ISI jitter effects
2009-10-12 15:42:3925

DS90LV004,pdf datasheet (4-Cha

and flow-through pinout minimizeinternal device jitter and simplify board layout, whileconfigurable pre-emphasis overcomes ISI jitter effects f
2009-10-13 08:24:5619

Data-Dependent Effects on Jitt

Data-dependent jitter of transmitter for Non-Framed PRBS and SDH-Framed signal weresimulated.
2010-03-03 08:39:4814

JITTER ANALYSIS USING THE 5412

JITTER ANA
2010-07-08 15:32:548

Automatic verification of netw

If jitter at the input port of a network element (NE) exceeds a thresholdvalue, errors or loss
2010-07-09 16:59:4614

Frequency agile jitter measure

This application note focuses on jitter measurements of componentsand equipment that make up
2010-07-15 23:59:1028

Jitter Analysis Techniques Usi

IntroductionWith higher-speed clocking anddata transmission schemes in thecomputer and communicationsindustries, timing margins arebecoming increasingly tight.Sophisticated techniques arerequired to ensure that
2010-07-19 15:05:0716

Understanding Jitter and Wande

Welcome to the second edition of Agilent TechnologiesUnderstanding Jitter and Wander Measurements
2010-07-19 15:09:2821

Jitter Generation and Jitter M

With the 81134A it is easy toadd jitter to any kind of dataor clock signal. This is veryuseful
2010-07-21 20:04:249

Research on the Clock Jitter E

本文分析了晶振的漂移对GPS接收机的影响,从锁相环理论的角度,重点分析了采样时钟抖动对基带载波跟踪和伪码跟踪性能的影响,并给出一种环路分级降带宽的方法来消除这种影
2010-07-23 10:49:086

Precision Jitter Transmitter W

AbstractJitter is increasingly analyzed by separating a signal’s timing noise into its random and deterministic components, yet there is no reference standard for measurement verification. We introduce a precisely cal
2010-07-26 10:43:385

Selecting RJ Bandwidth in EZJI

IntroductionSeparating jitter into its randomand deterministic components(called “RJ/DJ separation
2010-07-28 20:55:577

Design a Low-Jitter Clock for

Abstract: High-speed applications using ultra-fast data converters in their design often require an extremely clean clock signal to make sure an external clock source does not contribute undesired noise to the overal dynamic performance of
2009-04-16 16:34:231576

用DSP实现抖动(Jitter)测量的方法

用DSP实现抖动(Jitter)测量的方法 近年来,抖动(Jitter)已经成为通信工程师非常重视的信号特征。在数字系统中,时钟频率正在变
2009-08-17 17:04:54990

Aperture Jitter Calculator for

Aperture Jitter Calculator for ADCs Abstract: This application note clarifies the operation
2009-09-18 08:38:101200

抖动/歪斜,抖动/歪斜是什么意思

抖动/歪斜,抖动/歪斜是什么意思 什么是抖动(jitter) 所谓jitter就是一种抖动。具体如何解释呢?让我
2010-03-22 14:42:491895

音频数模转换器DAC抖动的灵敏度分析

Abstract: This application note describes how sampling clock jitter (time interval error or TIE
2012-10-12 10:58:2332

Low Jitter与SSCG功率时钟发生器SL16020DC

The SL16020DC is a low power dissipation spread spectrum clock generator using SLI proprietary low jitter PLL.
2017-09-11 12:53:3411

Low Jitter与SSCG功率时钟发生器SL16010DCT

The SL16010DC is a low power dissipation spread spectrum clock generator using SLI proprietary low jitter PLL. The SL16010DC provides two output clocks.
2017-09-11 13:37:454

1.65GHz的时钟输出分频器和延迟Fanout Buffer调整ad9508数据表

The AD9508 provides clock fanout capability in a design that emphasizes low jitter to maximize
2017-10-19 13:26:2014

时钟抖动(Jitter)的基本概念

在理想情况下,一个频率固定的完美的脉冲信号(以1MHz为例)的持续时间应该恰好是1us,每500ns有一个跳变沿。但不幸的是,这种信号并不存在。如图1所示,信号周期的长度总会有一定变化,从而导致下一个沿的到来时间不确定。这种不确定就是抖动(jitter)。
2018-03-13 10:21:0884702

降低Clock Uncertainty流程

Discrete Jitter是由MMCM/PLL引入的,其具体数值可通过点击图2中Clock Uncertainty的数值查看,如图5所示。通常,VCO的频率越高,引入
2018-11-12 14:40:005091

基于示波器抖动分析的jitter分类及其特点

整个jitter可以分为RJ(随机性Jitter)和DJ(确定性jitter)两大类。它们的分类主要跟根据是否有界,也就是是否有最大值来区分。RJ在分布上是高斯分布,其没有边界的也就是没用最大值
2020-05-14 15:37:169309

AD9540: 655 MHz Low Jitter Clock Generator Data Sheet

AD9540: 655 MHz Low Jitter Clock Generator Data Sheet
2021-01-28 15:37:316

如何去正确理解采样时钟抖动(Jitter)对ADC信噪比SNR的影响

前言 :本文我们介绍下ADC采样时钟的抖动(Jitter)参数对ADC采样的影响,主要介绍以下内容: 时钟抖动的构成 时钟抖动对ADC SNR的影响 如何计算时钟抖动 如何优化时钟抖动 1.采样理论
2021-04-07 16:43:457378

CTS时钟树综合对uncertainty的影响

在时钟电路的设计中,存在 jitter 和 skew 问题。
2023-06-26 16:49:171011

简单理解抖动Jitter测量

抖动jitter的有关概念和理论很多,容易把人抖晕;本文目的是帮助产品研发和测试工程师,不需要研究时频域抖动测量的原理和公式,只讲用什么手段测抖动,以及测试值的表达含义。
2023-07-07 17:30:082707

TDK电源测试11个项目整理

相位抖动Phase JitterJitter小一些比较好,比较稳定。但是跟Transient有一定矛盾,需要在两者之间取平衡点。
2023-10-12 15:09:02260

已全部加载完成